

### The Clock

- The rate in which instructions are executed is controlled by the CPU clock
- The faster the clock rate, the faster instructions will be executed

of oscillations per second

executed

• Measured in Hertz – number

5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018



### The Clock

- Computers are typically (and generically) labeled on the processor clock rate
- In the early 80's it was about 1 Megahertz – million clocks per second
- Now, it is terms of Gigahertz
   billion clocks per second


5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### Clock and Instructions

- Not all instructions are "equal"
- Some require multiple clock cycles to execute
- For example:
  - a simple add can take a single clock
  - but floating-point math could require a dozen
- Some processors can also execute several instructions at a time

5/10/2018



### **Technological Trends**

- Since the design of the integrated circuit, computers have advanced dramatically
- Home computer's today have more power than mainframes did 30 years ago
- A hand calculator has more power than the computer that took us to the Moon



EHODOLO

### Integrated Circuits Improved In...

- Density number transistors and wires can be placed in a fixed area on a silicon chip
- Speed how quickly basic logic gates and memory devices operate
- Area the physical size of the largest integrated circuit that can be fabricated

5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### Rate of Improvement

- The increase in performance does <u>not</u> increase at a linear rate
- Speed and Density improves exponentally
  - from one year to the next... it has been a relatively constant fraction of the previous year's performance
  - · ...rather than constant absolute value

5/10/201

Sacramento State - Cook - CSc 35 - Spring 2018

## Rate of Improvement

- On average...
  - number of transistors that can be fabricated on a silicon chip increases by about 50% per year
  - transistor speed increases for basic logic gates (AND, OR, etc.) by 13% per year

5/10/20

Sacramento State - Cook - CSc 35 - Spring 2018

### Moore's Law

- Gordon Moore is one of the co-founders of Intel
- He first observed (and predicted) computer performance improves exponentially, not linearly



5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### Moore's Law


- Moore's Law states the performance doubles every 18 months
- This law has held for nearly 50 years



5/10/2018

### Intel Processors: Over 30 Years Speed (KHz) Year 4004 1971 108 2,300 10 8008 1972 800 3,500 10 8080 1974 2,000 4,500 6 8086 1978 5,000 29,000 3 1979 5,000 29,000 3 8088 80286 1982 6,000 134,000 1.5 80386 1985 16,000 275,000 1.5 80486 1989 25,000 1,200,000

### Intel Processors: Over 30 Years Transistors Pentium 1993 66,000 3,100,000 8.0 Pentium Pro 1995 200,000 5,500,000 0.6 Pentium II 1997 300,000 7,500,000 0.25 Pentium III 1999 500,000 9,500,000 0.18 2000 1,500,000 42,000,000 0.18 Pentium 4 Pentium M 2002 1,700,000 55,000,000 0.13 Pentium D 2005 2,660,000 291,000,000 0.065 2011 2,930,000 (x2) 382,000,000 0.032



# Processor performance (per unit energy dissipation) has also improved exponentially rather than linearly This has made feasible smart phones tablets handheld consoles



# von Neumann Machine Architecture

- Modern computers are based on the design of John von Neumann
- His design greatly simplified the construction of (and use) computers



### Some von Neumann Attributes

- Programs are stored and executed in memory
- Separation of processing from storage
- Different system components communicate over shared buses



EHODOLO

Sacramento State - Cook - CSc 35 - Spring 2018

### The Bus

- Electronic pathway that transports data between components
- Think of it as a "highway"
  - · data moves on shared paths
  - otherwise, the computer would be very complex



5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### System Bus

- Interconnects the processor with the memory
- Also called the "system bus" since it interconnects the subsystems)



5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### System Bus

- The information sent on the memory bus falls into 3 categories
- Three sets of signals
  - address bus
  - data bus
  - control bus

5/10/2018

acramento State - Cook - CSc 35 - Spring 2018

### Address Bus

- Used by the processor to access a specific piece of data
- This "address" can be
  - a specific byte in memory
  - unique IO port
  - etc...

5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### Address Bus Characteristics

- Total number of bits used in the address limits the total number of bytes that can be accessed
- For an address-size of n bits, you have 2<sup>n</sup> memory addresses

5/10/2018

### Address Bus Size Examples

- 8-bit → 256 bytes
- 16-bit → 64 KB (65,536 bytes)
- 32-bit → 4 GB (4,294,967,296 bytes)
- 64-bit → 18 EB (18,446,744,073,709,551,616)



EHODOLO

Sacramento State - Cook - CSc 35 - Spring 2018

### Historic Address Sizes

- Intel 8086
  - original 1982 IBM PC
  - 20-bit address bus (1 MB)
  - only 640 KB usable for programs
- MOS 6502 computers
  - · Commodore 64, Apple II, Nintendo, etc...
  - 16-bit address bus (64 KB)

5/10/2010

### Data Bus

- The actual data travels over the data bus
- An integer that has the same number of bits as the system is called a word



5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### Data Bus

- Different processors use a different amount of bytes to store and manipulate data
- Example:
  - · 8-bit system uses 8 bit integers for data
  - 16-bit system uses 16 bits (2 bytes) for data
  - 32-bit system uses 32 bits (4 bytes) for data
  - etc...

5/10/201

acramento State - Cook - CSc 35 - Spring 2018

### Data Bus

- Often the processor's address bus and data bus use different bit counts
- Examples:
  - MOS 6502 8 bit data, 16 bit address bus
  - Intel 8086 16 bit data, 20 bit bus (well 16, but expanded to 20 using a trick)

5/10/2018


Sacramento State - Cook - CSc 35 - Spring 2018


### Control Bus


- The control bus controls the timing and synchronizes the subsystems
- Specifies what is happening
  - read data
  - write data
  - reset
  - etc...


5/10/2018














































# CISC vs. RISC

- There is, an often contentious, debate on how to design a processor
- For instance:
  - how is memory going to be accessed
  - · what instructions are needed
  - · how to encode/structure them

5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### CISC vs. RISC

- Typically the debate comes down to CISC vs. RISC
- Processors are typically put into these two categories
- Rarely is a processor "pure" RISC or CISC
- It is a design philosophy with a large "gray" area between extremes

5/10/2011



### CISC

- Complex Instruction Set Computer (CISC) emphasizes flexibility in instructions
- Hardware should contain the complexity rather than the software



### The Semantic Gap

- Pre-1980's focused on reducing the "semantic gap" between languages and the processor
- So, can we make instructions more like high-level languages?



### The Semantic Gap

- In high level languages...
  - · blocks are common, but there are no "blocks" in assembly
  - · if statements are common, but there is no "if" instruction
  - · while statements are common, but there is no "while" instruction



### **CISC** Reasoning

- 1. Results in better performance
  - · each instruction does more
  - · reduces the number of instructions required to implement a program
- 2. Easier to compile high-level languages
  - · statements can be mapped directly into instructions
  - · compilers will be simpler and result in more consistent machine code

### **CISC Characteristics**

- Very few general purpose registers - memory access is emphasized
- Some special-purpose registers
- Instructions can take multiple cycles - depending on how complex



### **CISC Characteristics**

- Operands are generalized
  - · each can access different resources - memory, immediates or registers
  - · one typically is the destination
- This allows combinations like:
  - · register to register
  - · register to memory
  - · memory to register

## **CISC Advantages**

- Generally requires fewer instructions than RISC to perform the same computation
- Programs written for CISC architectures tend to take less space in memory



5/10/2018

### **CISC Today**

- CISC architectures became increasingly complex (some even having case blocks)
- After the 1980's...
  - CISC architectures attempted to have a middle ground between flexibility and complexity
  - dropped instructions that were not used often
  - complex instructions had to justify their implementation (inclusion in the instruction set)

5/10/2018

### **Example CISC Processors**

- Intel x86
  - evolved from the 8088 processor and contains 8-bit, 16-bit, and 32-bit instructions
  - · dominant processor for PCs



- Motorola 68000
  - · used in many 80's computers
  - · ...including the first Macintosh

5/10/2018

Sacramento State - Cook

5/10/3

## **Example CISC Processors**

- VAX
  - contained even more addressing modes than we will cover
  - · specialized instructions even case blocks!
  - supported data types beyond float and int: variable-length strings, variable-length bit fields, etc...

5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### Moore's Law and CISC

- Computer speed through the 1980's grew exponentially
- However...
  - rate of increase in processor speed has been far greater than that of memory
  - so, memory relative to the processor's speed has gotten much slower



Sacramento State - Cook - CSc 35 - Spring 2018



### Memory is the Bottleneck

- CISC can access memory with nearly every instruction
- But, memory is <u>slow</u> compared to register-toregister operations
- It is far more efficient (now) to do all work on the processor and use memory only when absolutely necessary



5/10/2018

### **RISC**

- Reduced Instruction Set
   Computer (RISC)
   emphasizes simplicity
- Software should contain the complexity rather than hardware



5/10/2018

Company Contr. Contr. CC- 25 Contr. 2018

### **RISC**

- So, RISC contains fewer instructions than CISC – only the minimum needed to work
- Minimalize memory accesses
  - only a few instructions can access memory
  - usually limited to register load and store instructions



2018 Sacramento State - Cook - CSc 35 - Spring 2

### RISC Reasoning

- 1. Results in higher performance
  - simple instructions can execute at higher clock rates than CISC
  - memory access is limited, ending the bottleneck
- 2. Easy to compile high-level languages
  - compiler only needs to understand a few instructions
  - compilers can create blocks of instructions fairly robotically

5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### **RISC Characteristics**

- Access to memory is restricted to load/store instructions – that only can be used with a register
- All other instructions only work with registers



5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### **RISC Characteristics**

- Since registers are used to hold more data, RISC processors typically have many
- Instructions typically take one clock cycle each



5/10/2018

Sacramento State - Cook - CSc 35 - Spring 2018

### **RISC Advantages**

- Simpler instructions make it easier to implement on different processors – and make them more efficient
- Easier to program and master by programmers – less to learn
- Memory access is minimalized

5/10/201

### **Example RISC Processors**

- ARM
  - · dominant processor used by smartphones - iPhone and Droid
  - designed to reduce transistors
  - · which reduces cost, creates less heat, and uses less power



### **Example RISC Processors**

- IBM PowerPC 601
  - · developed in by IBM, Apple, and Motorola
  - · used by 1990's Macintosh computers

### Addressing: RISC vs. CISC

- There are a large number of possible addressing modes
- RISC tends to limit the number of addressing modes - to about 4 or 5




 CISC tends to have more – sometimes exceeding a dozen or more



### RISC vs. CISC Comparison RISC CISC Emphasis on software Emphasis on hardware complexity complexity Operands are generalized Load/Store instructions Low number of registers Higher number of registers Instructions tend towards Instructions tend towards one multiple clock cycles per clock cycle

# Latest Approach

- After the 1990s, RISC architectures have incorporated some of most useful complex instructions from CISC architectures
- Rely on their micro-architecture to implement these instructions with little impact on the clock cycle



```
# n = a * (b + c) - d

load b, %R1
load c, %R2
add %R1, %R2 # b + c

load a, %R3
mul %R3, %R2 # a * (b + c)
load $5, %R4
sub %R4, %R2 # a * (b + c) - 5

store %R2, n
```