Seq Circuit: Single Cycle

- Equation Estmates min clock period req. to run the data path.

- Dala poth that computes either the quantity $A + B + C + D \quad or \quad A + B + C - D$




Fig 6.2; Single Cycle two function data path - one clock cycle Register

Seq Circuit: multicycle

- A multicycle dala proth requires that a computation be divided and computed in steps - simple detapoth.
 - A multicycle algorithm to implement R = A +B+C ± D 15 possible simple operations)

Cycle 1: R = A


Cycle 2: R = R+B

Cycle 3: R & R + C

Cycle 4: if mode == 0 then R = R+D; otherwise R = R-D

· Chock period of a multicycle data path is also proportional to longert signal path.

T = Amux, + D Add/Sab + Amux2 + Tst + Tcq + Tcs



- Requiring 4 Cycles Fig 6.3: Multichele data

F15 6.2

Seg Circuit: Pupelined Data Path (Cont)

- Computing stream of quantities AL+Bi +Ci +Di

Sequential Circuits: Large Designs 221




FIGURE 6.4 A two-function pipelined data path computing a stream of quantities $A_i + B_i + C_i \pm D_i$ for i = 0, 1, 2, etc.

