


In this Chapter • Sequential circuit design models • Design examples: • registers, counters, sequence recognizer • Sequential circuit timing • Interfacing sequential circuits


Sequential Circuit as a Finite State Machine (FSM)


- Requires flip-flop(s) to save circuit state
- Requires combinational circuit(s) to generate next circuit state and output(s)
- Two types of combinational circuits:
 - Functions of the circuits cannot be determined in advance
 - FSM design is modeled with a finite state diagram (FSD)
 - Functions of the circuits can be determined in advance
 - E.g., MUX, adder, ALU
 - No need for an FSD


Digital Logic Darium and Commuter Oppositation with Computer Architecture for Security


A simple design Example (Parallel-load register with enable) • Assume unknown combinational circuit 1. Design 1-bit register 1st • We have seen D flip-flop with enable in Ch4 • Here, the flip-flop formally modeled as FSD (next slide) 2. Combine register slices to create 4-bit register below • enable, clk, _reset connect to all
















Ways to encode FSM states Binary encoded states Assign unique binary numbers to states (each bobble in FSD) Advantage: Minimum number of flip-flops Disadvantage: More complex combinational circuits One hot design Use one flip-flop per state Only one flip-flop per state Only one flip-flop is set during each clock cycle Disadvantage: Requires maximum number of flip-flops Advantage: Less complex combinational circuits Better with PLDs (e.g., FPGAs)







How to deal with unknown states (if any) 1. Unknown FSM states are ignored in the design • Write don't cares in the NSG and OG truth tables


- - · Help further minimize combinational circuits
 - · Machine must be reset if enters unknown states
- 2. Unknown states are transitioned to a known state
 - · Machine recovers after one clock cycle
 - · Some inputs may be lost
- 3. Fault tolerant FSM
 - · Machine can detect error and correct itself
 - I.e., continues to operate normally


Mealy Sequence Recognizer ("101") Requires 3 states • E.g., labeled A to C • Binary encoded states results in one unknown state D • Output z assigned to arcs • z called Mealy output synchronized to both clk and input • If x changes, z can change before clk edge





Counters Generate sequence of numbers, one per clock cycle · Binary counter, also called mod-k counter E.g., Mod-4 counter counts 0, 1, 2, 3, and repeats BCD counter Counts 0, 1, 2, ..., 9, and repeats · Gray code counter 1-bit difference between consecutive numbers Application example: Two FSM accessing a shared FIFO buffer • See Exercise section Other sequences with fixed patterns
 E.g., 0, 3, 6, 9, etc. • An arbitrary sequence Can count up or down Designed as bit-serial, bit-parallel, or hybrid











Hamming Coding Scheme and Error Detection • Example: Consider 7-bit Hamming codes with 4-bit data 1001 • Use set of XOR gates to generate three parity bits - 7-bit Code: d₁d₂d₂d₂p₂p₂ = 1001100, p4p2p1 = 100 • Faults can happen when 7-bit code is stored in memory or FFs or transmitted • Fault detection and correction • E.g., 7-bit code loaded in FFs as d',d',d',p',d',p',p'₁ = (1101100)₂ • Note, bit 6 has changed due to 1-bit fault • Calculate parity bits (p") from d' bits • Compare p" bits (100) with p' bits (010) • Use bit-wise XOR • E = c2cle0 = 100 ⊕ 010 = 110, indicates bit 6 is in error • Can use a 3-to-8 decoder and XOR gates to correct the error bit

