



~~mux~~ multiplexers (mux)

a) Block Diagram of 1-bit ~~2 to 1~~ ^{2 to 1 mux}




(b) Block diagram of 1 bit, 4 to 1 mux



Design of 1bit, 2 to 1 Mux

1. Block diagram of 1bit, 2 to 1 Mux



2. 1 bit, 2 to 1 Mux Truth Table

	Ctr	Input Signals		Output
		X	Y	r
1	0	0	0	0
2	0	0	1	1
3	1	0	0	0
4	1	0	1	1
5	0	1	0	0
6	0	1	1	1
7	1	1	0	0
8	1	1	1	1

Outputs Y when $s=0$; Outputs X when $s=1$.

$$r = \bar{s} \bar{x} y + \bar{s} x y + s x \bar{y} + s x y$$


Design of 1 bit, 2 to 1 Mux

3. Simplify the logical Expression:

Minimal SOP Expression: $\bar{S}Y + SX$

$$F = \bar{S}\bar{X}Y + \bar{S}XY + S\bar{X}\bar{Y} + SX\bar{Y}$$

Simplify Using K-map:




$$F = \bar{S}Y + SX$$

Design of 1 bit, 2 to 1 mux

4. Design/Circuit diagram for 1 bit, 2 to 1 mux

$$r = \underbrace{\bar{S}Y}_{\text{AND \#1}} + \underbrace{SX}_{\text{AND \#2}}$$



Validation of 1 bit, 2 to 1 Mux

$$r = \bar{S}Y + SX$$

Claimed: Outputs Y when $S=0$;
Outputs X when $S=1$

$$S=0$$

$$r = 0Y + 0X$$

$$= 1Y + 0X$$

$$= Y + 0$$

$$= Y$$