# International IOR Rectifier

# **IRLIZ34N**


### Logic-Level Gate Drive


- Advanced Process Technology
- Isolated Package
- High Voltage Isolation = 2.5KVRMS ⑤
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated

#### Description


Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.





 $I_D = 22A$ 



## **Absolute Maximum Ratings**

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	22	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	15	A
I <sub>DM</sub>	Pulsed Drain Current ①⑥	110	
$P_D @ T_C = 25^{\circ}C$	Power Dissipation	37	W
	Linear Derating Factor	0.24	W/°C
$V_{GS}$	Gate-to-Source Voltage	±16	V
E <sub>AS</sub>	Single Pulse Avalanche Energy @6	110	mJ
I <sub>AR</sub>	Avalanche Current①⑥	16	A
E <sub>AR</sub>	Repetitive Avalanche Energy®	3.7	mJ
dv/dt	Peak Diode Recovery dv/dt 36	5.0	V/ns
TJ	Operating Junction and	-55 to + 175	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw.	10 lbf•in (1.1N•m)	

#### **Thermal Resistance**

	Parameter	Min.	Тур.	Max.	Units
R <sub>0</sub> JC	Junction-to-Case			4.1	
R <sub>eJA</sub>	Junction-to-Ambient			65	°C/W

# IRLIZ34N

Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	55			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.065		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA <sup>©</sup>
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			0.035	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 12A ④
				0.046		V <sub>GS</sub> = 5.0V, I <sub>D</sub> = 12A ④
				0.060		V <sub>GS</sub> = 4.0V, I <sub>D</sub> = 10A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0		2.0	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
g <sub>fs</sub>	Forward Transconductance	11			S	V <sub>DS</sub> = 25V, I <sub>D</sub> = 16A <sup>©</sup>
	Projects Course Lealings Courset			25	μA	$V_{DS} = 55V, V_{GS} = 0V$
IDSS	Drain-to-Source Leakage Current			250		V <sub>DS</sub> = 44V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C
	Gate-to-Source Forward Leakage			100	nA	V <sub>GS</sub> = 16V
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -16V$
Qg	Total Gate Charge			25		I <sub>D</sub> = 16A
Q <sub>gs</sub>	Gate-to-Source Charge			5.2	nC	$V_{DS} = 44V$
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge			14	i i	V <sub>GS</sub> = 5.0V, See Fig. 6 and 13 4 6
t <sub>d(on)</sub>	Turn-On Delay Time		8.9			$V_{DD} = 28V$
t <sub>r</sub>	Rise Time		100		ns	$I_D = 16A$
t <sub>d(off)</sub>	Turn-Off Delay Time		29			$R_G = 6.5\Omega$ , $V_{GS} = 5.0V$
t <sub>f</sub>	Fall Time		21		Ì	$R_D = 1.8\Omega$ , See Fig. 10 $\oplus$ ©
1 _	Internal Drain Inductance		4.5	_		Between lead,
L <sub>D</sub>						6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance		7.5		nH	from package
						and center of die contact
C <sub>iss</sub>	Input Capacitance		880			$V_{GS} = 0V$
Coss	Output Capacitance		220		pF	$V_{DS} = 25V$
C <sub>rss</sub>	Reverse Transfer Capacitance		94			f = 1.0MHz, See Fig. 5©
С	Drain to Sink Capacitance		12			f = 1.0MHz

## **Source-Drain Ratings and Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			22		MOSFET symbol
	(Body Diode)	i —	i —	22	Α	showing the
I <sub>SM</sub>	Pulsed Source Current			110	1 ′`	Integral reverse
·	(Body Diode) ① ©	.		110		p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage			1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 12A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time		76	110	ns	$T_J = 25$ °C, $I_F = 16A$
Q <sub>rr</sub>	Reverse RecoveryCharge		190	290	nC	di/dt = 100A/µs ⊕⑥

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- $^{\circ}$  V<sub>DD</sub> = 25V, starting T<sub>J</sub> = 25°C, L = 610μH R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 16A. (See Figure 12)
- $\label{eq:loss} \begin{array}{l} \mbox{ } 3 \mbox{ } I_{SD} \leq 16A, \mbox{ } di/dt \leq 270A/\mu s, \mbox{ } V_{DD} \leq V_{(BR)DSS}, \\ \mbox{ } T_{J} \leq 175^{\circ} \mbox{C} \end{array}$
- ⓐ Pulse width ≤ 300 $\mu$ s; duty cycle ≤ 2%.
- ⑤ t=60s, f=60Hz
- © Uses IRLZ34N data and test conditions




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics







Fig 2. Typical Output Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature



**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage





Fig 8. Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

# Peak Diode Recovery dv/dt Test Circuit







Fig 14. For N-Channel HEXFETS

# Package Outline


#### TO-220 FullPak Outline

Dimensions are shown in millimeters (inches)



## Part Marking Information

#### TO-220 FullPak



# International \*\*TOR\* Rectifier\*\*

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331 EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020 IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590
IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086
IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

http://www.irf.com/ Data and specifications subject to change without notice. 8/97