

DIGITAL INTEGRATED CIRCUIT DESIGN

NOTES

Professor:
Andrea Bonfanti

Student:
Matteo Baldo

March 23, 2017

Contents

1	Figures of merit in a digital integrated circuit	4
2	The MOS transistor	5
2.1	Symbols	5
2.2	Working regimes	5
2.2.1	Body effect	6
2.2.2	Subthreshold regime	6
2.3	Equivalent resistance	6
3	The CMOS inverter	8
3.1	Static behavior	8
3.1.1	Switching threshold	9
3.1.2	Noise margins	9
3.2	Dinamic behavior	10
3.2.1	Intrinsic capacitance C_{int}	11
3.2.2	Gate capacitance C_g	11
3.2.3	Self-loading factor	11
3.3	Propagation delay	12
3.3.1	Fan-out	12
3.4	Chain of inverters	12

Chapter 1


Figures of merit in a digital integrated circuit

Chapter 2

The MOS transistor

2.1 Symbols

The symbols used to draw n and p MOS transistors in digital electronics are the one show in figure below



2.2 Working regimes

We are intrested in the use of MOS transistors as swithces and not as amplifiers.

In our analysis we will consider the following operating regions with the corresponding voltages

- 1) **CUT OFF**
 $V_{GS} - V_T \leq 0$
- 2) **LINEAR or TRIODE**
 $V_{GS} - V_T > 0$
 $\left. \begin{array}{l} V_{DS} < V_{GS} - V_T \\ V_{DS} < V_{DSAT} \end{array} \right\} V_{DS} \text{ is the lowest}$
- 3) **PINCH-OFF SATURATION**
 $V_{GS} - V_T > 0$
 $\left. \begin{array}{l} V_{GS} - V_T < V_{DS} \\ V_{GS} - V_T < V_{DSAT} \end{array} \right\} V_{DS} \text{ is the lowest}$
- 4) **VELOCITY SATURATION**
 $V_{GS} - V_T > 0$
 $\left. \begin{array}{l} V_{DSAT} < V_{DS} \\ V_{DSAT} < V_{GS} - V_T \end{array} \right\} V_{DSAT} \text{ is the lowest}$

and to assest the right expression of the current we will use the following unified model

$$V_{GS} < V_T \Rightarrow I_{DS} \equiv 0$$

otherwise:

$$I_{DS} = \mu C_{ox} \left(\frac{W}{L} \right) V_{min} \left(V_{GS} - V_T - \frac{V_{min}}{2} \right) (1 + \lambda V_{DS})$$

with:

$$V_{min} = \min(V_{GS} - V_T, V_{DS}, V_{DSAT})$$

In the reference technology of this course (bulk CMOS $0.25\mu m$) this are the characteristics parameters

	V_T (V)	γ (V ^{0.5})	V_{DSAT} (V)	k' (A/V ²)	λ (V ⁻¹)
NMOS	0.43	0.4	0.63	115×10^{-8}	0.06
PMOS	+0.4	+0.4	+1	30×10^{-8}	+0.1

2.2.1 Body effect

Since the V_t depends on the source-body potential if this value is different from 0 we get

$$V_T \equiv V_{T0} + \gamma \left(\sqrt{-2\phi_F + V_{SB}} - \sqrt{-2\phi_F} \right)$$

where γ is the body effect coefficient.

2.2.2 Subthreshold regime

When the overdrive voltage is equal to 0 the current in the device is not exactly 0 but the device enters in the so called subthreshold regime where the current behaves like in an BJT junction

$$I_{DS} \simeq I_s e^{\left(\frac{V_{GS} - V_T}{nU_T} \right)} \left[1 - e^{\left(\frac{-V_{DS}}{U_T} \right)} \right]$$

this current is crucial in the power consumption in off mode.

2.3 Equivalent resistance

We can define an equivalent resistance of the MOS transistor as

$$R_{EQ} = \frac{1}{2} \left[\frac{V_{DD}}{I_{DSAT} (1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT} (1 + \lambda V_{DD}/2)} \right] = \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left(1 - \frac{5}{6} \lambda V_{DD} \right)$$

where

$$I_{DSAT} = \mu C_{ox} \left(\frac{W}{L} \right) V_{DSAT} \left[V_{DD} - V_T - \frac{V_{DSAT}}{2} \right]$$

the last term in parenthesis can be easily neglected since is $\simeq 1$.

We can make three considerations:


- 1) the resistance is inversely proportional to the (W/L) ratio of the device
- 2) for $V_{DD} \gg V_T + V_{DSAT}/2$, the resistance becomes virtually independent of the supply voltage

3)once the supply voltage approaches $V_{TE} = 0.745V = V_T + V_{DSAT}/2$, a dramatic increase in resistance can be observed,even if the model adopted (considering the velocity saturation) is no longer valid

In digital electronics once we have the equivalent resistance of the MOS, we can evaluate the propagation time on the basis of the RC model, as $\ln(2)RC$.

Chapter 3

The CMOS inverter



We will refer to CMOS inverter implemented in a static FC-CMOS logic. FC-COMS means fully-complementary logic, which is a particular class of static gates. Static refers to the fact that these gates have an output node always connected to GND or VDD through a low impedance path. Fully-complementary means that the gate is composed by a pull-down network and a complementary pull-up network.

3.1 Static behavior

Independently of the transistor size the high and low output levels are equal to V_{DD} and GND that in our reference technology are 2.5V and 0V

$$V_{OH} = V_{DD} = 2.5V \quad (3.1)$$


$$V_{OL} = GND = 0V \quad (3.2)$$

These two values are independent of the relative device size; gates with this property are called ratioless (gates without this property are ratioed).

There is always in steady state a finite resistance between the output node and GND or VDD (that isn't the equivalent resistance of the previous chapter that is useful to assess the propagation delay).

For $V_{DD}=2.5V$ we get

$$r_{on} = \frac{4.2k}{(W/L)_n} \quad r_{on} = \frac{15.9k}{(W/L)_p} \quad (3.3)$$



3.1.1 Switching threshold

Let's suppose that during the transition both transistor are in velocity saturation region (this is not correct but leads to a negligible error) to assest the threshold voltage V_M of the inverter we have to put the 2 currents of the mos equal doing this we obtain

$$V_M = \frac{\left(V_{Tn} + \frac{V_{DSATn}}{2}\right) + r \left(V_{DD} - V_{Tp} - \frac{V_{DSATp}}{2}\right)}{1+r}$$

with

$$r = \frac{k'_p \left(\frac{W}{L}\right)_p V_{DSATp}}{k'_n \left(\frac{W}{L}\right)_n V_{DSATn}},$$

We can oslo have the following inverse relationship


$$r = \frac{V_M - V_{TEn}}{V_{DD} - V_M - V_{TEP}}$$

For $V_M = 1.25V$ that is the best case we get

$$\frac{(W/L)_p}{(W/L)_n} = 3.5 \simeq 3 \quad (3.4)$$

3.1.2 Noise marigns

To compute V_{IL} , V_{IH} we consider the piecewise linear approximation for the VTC, where the transition region is approximated by a straight line having the same negative slope of original VTC in the threshold point.



In this way the straight line that approximates the VTC near the threshold is

$$V_{OUT} = V_{IN}g + (1 - g)V_M \quad (g < 0) \quad (3.5)$$


we can compute g considering that $g = -(g_{mn} + g_{mp})r_{0p}/r_{0p}$ we obtain

$$g \cong \frac{k'_n \left(\frac{W}{L} \right)_n V_{DSATn} + k'_p \left(\frac{W}{L} \right)_p V_{DSATp}}{\lambda_n I_{DSATn}(V_M) + \lambda_p I_{DSATp}(V_M)}$$

The gain is apporoximately constant if the velocity saturation is taken into account. From this we get

$$\begin{aligned} V_{IH} &= V_M + \frac{V_{OL} - V_M}{g} \\ V_{IL} &= V_M + \frac{V_{OH} - V_M}{g} \\ NMH &= V_{OH} - V_{IH} \\ NML &= V_{IL} - V_{OL} = \end{aligned}$$

3.2 Dinamic behavior



We define the following parameters

W_n, W_p the width of the drain junctions (that is the same of W/L)

L_D Drain length (that isn't the same as W/L)

$A_d = W * L_D$ the area of the drain

$P_d = 2L_D + W$ the perimeter of the drain

3.2.1 Intinsic capacitance C_{int}

$$C_{int} = C_{overlap} + C_{dbn} + C_{dbSWn} + C_{dbp}C_{dbSWp} \quad (3.6)$$

Overlap capacitance

$$C_{overlap} = 2(C'_{ovp}W_p + C'_{ovn}W_n) \quad (3.7)$$

Drain-bulk n capacitances

$$C_{dbn} = \frac{C'_{jn}A_{dn}}{2} \left(\frac{1}{(1 + \frac{V_{DD}}{\phi})^{0.5}} + \frac{1}{(1 + \frac{V_{DD}}{2\phi})^{0.5}} \right) \quad (3.8)$$

$$C_{dbSWn} = \frac{C'_{jSWn}P_{dn}}{2} \left(\frac{1}{(1 + \frac{V_{DD}}{\phi})^{0.44}} + \frac{1}{(1 + \frac{V_{DD}}{2\phi})^{0.44}} \right) \quad (3.9)$$

Drain-bulk p capacitances

$$C_{dbp} = \frac{C'_{jp}A_{dp}}{2} \left(1 + \frac{1}{(1 + \frac{V_{DD}}{2\phi})^{0.48}} \right) \quad (3.10)$$

$$C_{dbp} = \frac{C'_{jSWp}P_{dp}}{2} \left(1 + \frac{1}{(1 + \frac{V_{DD}}{2\phi})^{0.32}} \right) \quad (3.11)$$

3.2.2 Gate capacitance C_g

$$C_g = C'_{ovn}W_n + C'_{ovp}W_p + C'_{ox}(W_nL_n + W_pL_p) \quad (3.12)$$

3.2.3 Self-loading factor

We can define the self-loading factor γ as


$$C_{int} = \gamma C_g \quad (3.13)$$

In our reference technology we have $\gamma = 1$ and $C_g^{(1)} = 2fF$ where the suffix (1) is the size of the inverter (that is the W/L of the n-mos).

If we have an inverter of size α it's gate capacitance will be

$$C_g^{(\alpha)} = \alpha C_g^{(1)} = \alpha \cdot 2fF \quad (3.14)$$

3.3 Propagation delay



Propagation delay from high to low

$$\tau_{pHL} = \ln(2) \cdot R_N \cdot (C_{int} + C_{ext}) = 0.69 \cdot \frac{13k\Omega}{\left(\frac{W}{L}\right)_n} \cdot (C_{int} + C_{ext})$$

Propagation delay from low to high

$$\tau_{pLH} = \ln(2) \cdot R_P \cdot (C_{int} + C_{ext}) = 0.69 \cdot \frac{31k\Omega}{\left(\frac{W}{L}\right)_p} \cdot (C_{int} + C_{ext})$$

We define intrinsic propagation delay as the average between this 2 results when $C_{ext} = 0$

$$\tau_{p0} = \frac{\tau_{HL} + \tau_{LH}}{2} \quad (3.15)$$

3.3.1 Fan-out

Considering an external capacitance we get the following expression

$$\tau_p = \ln(2) R_{eq}(C_{int} + C_{ext}) = \tau_{p0} \left(1 + \frac{C_{ext}}{C_{int}}\right) = \tau_{p0} \left(1 + \frac{C_{ext}}{\gamma C_g}\right) = \tau_{p0} \left(1 + \frac{f}{\gamma}\right) \quad (3.16)$$

Where we used the fan-out f and the self-loading factor defined as

$$f = \frac{C_{ext}}{C_g} \quad C_{int} = \gamma C_g \quad (3.17)$$

3.4 Chain of inverters

To optimize the propagation delay of an inverter chain with N elements we have to set all propagation delay of the inverters equal $f_i = f_{i+1} \quad \forall i = 0, \dots, N$.

To do this we have to calculate the path fan-out that is the load over the first gate capacitance

$$F = \frac{C_L}{C_{g,1}} \quad (3.18)$$

And from this we calculate the optimum fan-out

$$f_{opt} = \sqrt[N]{F} \quad (3.19)$$

given the first inverter size s_1 all the other inverters' dimensions are fixed

$$s_n = s_1 \cdot (f_{opt})^n \quad \forall n = 1, \dots, N \quad (3.20)$$

and the propagation delay is

$$\tau_p = N\tau_{p0} \left(1 + \frac{f_{opt}}{\gamma} \right) \quad (3.21)$$

If the number of inverter isn't fixed we can compute for our reference technology the optimum number of stages as

$$N_{opt} = \frac{\ln(F)}{\ln(3.6)} \quad (3.22)$$

because the best fan-out that we can have is

$$f_{opt}^{ideal} = 3.6 \quad (3.23)$$

Of course the number of stages N has to be an integer number.