



DCVSL

DIFFERENTIAL CASCODE VOLTAGE SWITCHER LOGIC




- $\sim V_{OL} \neq 0$
- \sim STATIC POWER WHEN PDN ACTIVE OF
- $P_{ST} = P(0) V_{DD} I_{PMOS}$
- \sim PULL DOWN RESISTANCE FOR τ_p IS
- $R_{eqn} = \frac{R_n}{1 - \frac{R_n}{R_p}}$




FULLY COMPLEMENTARY CMOS LOGIC

FC-CMOS




LOGIC IMPLEMENTATIONS


TRANSMISSION GATE



PASS TRANSISTOR LOGIC




DYNAMICS LOGIC



DIFFERENTIAL / COMPLEMENTARY PASS TRANSISTOR LOGIC

DPL / CPL



$$\tau_{LH} = \ln(2) C_{INT} R_n + \tau_{LH}$$

$$\tau_{HL} = \ln(2) C_{INT} R_{eq} + \tau_{HL}$$

TO CALCULATE THE H-MOS IS CHARGING $\neq 12K$