## ARMv7 Quick Reference Guide West Valley College Saratoga, California, 2019

General	General Registers AAPCS			
R0-R3		Arguments/Paramters and return values (OK to Use)		
R4-R7		General purpose registers (must be Saved/Restored)		
R8-R10		General purpose registers (must be Saved/Restored)		
R11	FP	Frame Pointer		
R12	ΙP	Intra-procedure-call scratch register		
R13	SP	Stack pointer		
R14	LR	Return address		
R15	PC	Program counter		

Assembly Directives for Program Labels		
loop:	Label All Labels end with ':'	
MyLabel:	Label Labels are case sensitive	

Assembly Directives for Program Comments			
//	Line Comment	Ignore all characters to end of line	
@	Line Comment	Ignore all characters to end of line	
/ <b>* *</b> /	Block Comment	Ignore all characters between $/*$ and $*/$	

Assen	Assembly Directives for Control of Listing File			
.title	"My Program"	Title for each page		
.sbttl	"Some Function"	Subtitle for each page		
.psize	50,100	Create Landscape orientation listing file		
.eject		Skip to Next Page		

Assembly Storage Directives			
.DATA		Define the start of the data section	
.TEXT		Define the start of the code section	
.BALIGN	4, 0×20	Add Bytes to get to 4 byte boundary if needed. Optional value, in this case fill with $0x20$ .	
.BYTE	0×12	Allocate a byte with Hex 12	
.HWORD	0×3456	Allocate 2 bytes with Hex 5635	
.WORD	0x6789ABCD	Allocate 4 bytes with Hex CDAB8967	
.QUAD	0×2345	Allocate 8 bytes with Hex 45230000	
.OCTA	0×6789	Allocate 16 bytes with Hex 89670000	
.FLOAT	3.141592654	Allocate 4 bytes with 7 digits of $\pi$	
.SINGLE	3.141592654	Allocate 4 bytes with 7 digits of $\pi$	
.DOUBLE	3.141592654	Allocate 8 bytes with 15 digits of $\pi$	
.ASCII	"ABC"	ASCII Encode String as 0x414243	
.ASCIZ	"ABC"	.ASCII with Zero byte added at end	
.STRING	"ABC	Same as .ASCIZ	
.ORG	$. + 0 \times 100$	Fill 0x100 byte with 0x00	
.SKIP	64	Skips 64 bytes and fills each with 0x00	
.FILL	16, 2 0×20	Fills 16 bytes with 0x0020 repeated	

C Funct	C Functions			
putchar	Input	R0 <sub>7:0</sub> Is the ACSII Character to display		
puts	Input	R0 is the Address of the ASCIZ string to display		
printf	Input	R0 is the Address of the ASCIZ format string R1-3 holds the optional $1^{\text{st}}$ - $3^{\text{rd}}$ value in the format string %[parameter] [flags] [width] [.precision] [length] type		
scanf	Input	R0 is the Address of the ASCIZ format string R1-3 is the Address for the $1^{st}$ - $3^{rd}$ value in the format string		
Format	String	%c Char, %d %i Int, %f - Double, %x %X Hex, %s - String		

Bitwise and	Bitwise and Move Instructions			
AND{S}	Rd, Rn, op2	Rd = Rn & op2		
ASR{S}	Rd, Rn, #shift <sub>5</sub>	$Rd = Rn \ \bar{\gg} \ shift$		
ASR{S}	Rd, Rn, Rs	$Rd = Rn \gg Rs$		
BFC	Rd, #p, #n	$Rd_{p+n-1:p} = 0_n$	6t	
BFI	Rd, Rn, #p, #n	$Rd_{p+n-1:p} = Rn_{n-1:0}$	6t	
BIC{S}	Rd, Rn, op2	$Rd = Rn \& \sim op2$		
CLZ	Rd, Rn	$Rd = Count \; Leading \; Zeros \; in \; Rn$		
EOR{S}	Rd, Rn, op2	$Rd = Rn \oplus op2$		
LSL{S}	Rd, Rn, $\#$ shift $_5$	$Rd = Rn \ll shift$		
LSL{S}	Rd, Rn, Rs	$Rd = Rn \ll Rs$		
LSR{S}	Rd, Rn, $\#$ shift $_5$	$Rd = Rn \gg shift$		
LSR{S}	Rd, Rn, Rs	$Rd = Rn \gg Rs$		
MOV{S}	Rd, op2	Rd = op2		
MOVT	Rd, #i <sub>16</sub>	$Rd_{31:16} = i$	6t	
MOVW	Rd, #i <sub>16</sub>	$Rd = i^{\emptyset}$	6t	
MVN{S}	Rd, op2	$Rd = \sim op2$		
ORR{S}	Rd, Rn, op2	$Rd = Rn \mid op2$		
RBIT	Rd, Rn	Rd = ReverseBits(Rn)	6t	
REV	Rd, Rn	$Rd = Rn_{B0} : Rn_{B1} : Rn_{B2} : Rn_{B3}$	6	
REV16	Rd, Rn	$Rd = Rn_{B2}:Rn_{B3}:Rn_{B0}:Rn_{B1}$	6	
REVSH	Rd, Rn	$Rd = Rn_{B0}^{\pm}:Rn_{B1}$	6	
ROR{S}	Rd, Rn, #shift <sub>5</sub>	$Rd = Rn \gg shift$		
ROR{S}	Rd, Rn, Rs	$Rd = Rn \gg Rs$		
RRX{S}	Rd, Rn	$Rd = C:Rn_{31:1}; C = Rn_0$		
SBFX	Rd, Rn, #p, #n	$Rd = Rn^{\pm}_{p+n-1:p}$	6t	
TEQ	Rd, op2	Rd ⊕ op2		
TST	Rd, op2	Rd & op2		
UBFX	Rd, Rn, #p, #n	$Rd = Rn_{p+n-1:p}^{\emptyset}$	6t	

Operand 2	Operand 2			
#i <sub>32</sub>	i <sub>8</sub> ≫ i <sub>4</sub> :0 (aka ROR 4 bits *2)			
Rm	Rm (same as Rm, LSL #0)			
Rm, LSL #n	$Rm \ll \{131\}$			
Rm, LSR #n	$Rm \gg \{132\}$			
Rm, ASR #n	$Rm \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$			
Rm, ROR #n	Rm ⋙ {131}			
Rm, RRX	$C:Rm_{31:1}$ ; $C=Rm_0$ (C is Carry Flag)			
Rm, LSL Rs	$Rm \ll Rs$			
Rm, LSR Rs	$Rm \gg Rs$			
Rm, ASR Rs	Rm ≫ Rs			
Rm, ROR Rs	Rm ⋙ Rs			

Load and	Load and Store Addressing Modes			
MOV{S}	Rd, #0b000111	$Rd = 000111_2$		
LDR	$Rt, = \!\!someLabel$	$Rt = \underset{Load 32 \ bit \ Address \ from \ Literal \ Pool}{Rddress \ from \ Literal \ Pool}$	Р	
LDR	Rt, [Rn]	Rt = Mem[addr in Rn]		
LDR	Rt, [Rn, #4]	Rt = Mem[Rn+ 4]		
LDR	Rt, [Rn], #+4	$Post:Rt = Mem[Rn^{Orig}];Rn = Rn + 4$		
LDR	Rt, [Rn, Rm]	Rt = Mem[Rn + Rm]		
LDR	Rt, [Rn, Rm, LSL $\#3$ ]	$Rt = Mem[Rn + Rm \ll 3]$		
STR	Rt, [Rn]	Mem[addr in Rn] = Rt		
STR	Rt, [Rn, #4]	Mem[Rn+4] = Rt		
STR	Rt, [Rn, #-4]!	$Pre:Rn=Rn+4;Mem[Rn^{New}]=Rt$		
STR	Rt, [Rn, Rm]	Mem[Rn + Rm] = Rt		
STR	Rt, [Rn, Rm, LSR #2]	$Mem[Rn + Rm \gg 2] = Rt$		

Arithmetic	Instructions		
$ADC{S}$	Rd, Rn, op2	$Rd = Rn + op2 + C \; (Carry)$	
$ADD{S}$	Rd, Rn, op2	Rd = Rn + op2	
ADR	$Rd$ , $\pm rel_{12}$	$Rd = PC + rel^{\pm}$	
CMN	Rd, op2	Rd + op2	
CMP	Rd, op2	Rd — op2	
$MUL{S}$	Rd, Rn, Rm	$Rd = Rn \times Rm$	В
QADD	Rd, Rm, Rn	Rd = SATS(Rm + Rn, 32)	D
QDADD	Rd, Rm, Rn	$\label{eq:Rd} \begin{aligned} Rd &= SATS(Rm \; + \\ & SATS(2 {\times} Rn, \; 32), \; 32) \end{aligned}$	D
QDSUB	Rd, Rm, Rn	$\label{eq:Rd_sats}  \mbox{Rd} = \mbox{SATS}(\mbox{Rm} - \mbox{SATS}(\mbox{2} \times \mbox{Rn}, \mbox{32}), \mbox{32})$	D
QSUB	Rd, Rm, Rn	Rd = SATS(Rm - Rn, 32)	D
$RSB{S}$	Rd, Rn, op2	Rd = op2 - Rn	
RSC{S}	Rd, Rn, op2	Rd = op2 - (Rn + C (Carry))	
$SBC{S}$	Rd, Rn, op2	Rd = Rn - (op2 + C (Carry))	
SDIV	Rd, Rn, Rm	$Rd = Rn \cdot \overline{\div} Rm$	7
SSAT	$Rd,\ \#st_5,\ Rn\{slr\}$	$Rd = SATS(Rn \ll \bar{\gg} sh, st)^\pm$	6
SSAT16	Rd, #sat <sub>4</sub> , Rn	$\begin{aligned} Rd &= SATS(Rn_{H1}^{\pm},  sat)^{\pm} \\ &: SATS(Rn_{H0}^{\pm},  sat)^{\pm} \end{aligned}$	6D
SUB{S}	Rd, Rn, op2	Rd = Rn - op2	
UDIV	Rd, Rn, Rm	$Rd = Rn \div Rm$	7
USAT	$Rd, \#st_5, Rn\{slr\}$	$Rd = SATU(Rn \ll \bar{\gg} sh, st)^{\pm}$	6
USAT16	Rd, #sat <sub>4</sub> , Rn	$\begin{aligned} Rd &= SATU(Rn^{\pm}_{H1},sat)^{\pm} \\ &: SATU(Rn^{\pm}_{H0},i)^{\pm} \end{aligned}$	6D

Branch and Jump Instructions			
В	rel <sub>26</sub>	$PC = PC + rel_{25:2}^{\pm}:0_{1:0}$	
Всс	rel <sub>21</sub>	$ if(cc)  PC = PC + rel_{20:1}^{\pm}:0$	
BKPT	#i <sub>16</sub>	BreakPoint(i)	
BL	rel <sub>26</sub>	$LR=PC_{31:1}:0; PC+=rel_{25:2}^{\pm}:0_{1:0}$	
BLX	rel <sub>26</sub>	LR=PC <sub>31:1</sub> :0; Set=1; PC+=rel $_{25:1}^{\pm}$ :0	
BLX	Rm	$LR=PC_{31:1}:0;$ $Set=Rm_0; PC=Rm_{31:1}:0$	
BX	Rm	$Set = Rm_0; PC = Rm_{31:1}:0$	

Condition	Condition Codes (cc)				
EQ	Equal	Z			
NE	Not equal	!Z			
CS/HS	Carry set, Unsigned higher or same	C			
CC/LO	Carry clear, Unsigned lower	!C			
MI	Minus, Negative	N			
PL	Plus, Positive or zero	!N			
VS	Overflow	V			
VC	No overflow	!V			
HI	Unsigned higher	C & !Z			
LS	Unsigned lower or same	!C   Z			
GE	Signed greater than or equal	N = V			
LT	Signed less than	$N \neq V$			
GT	Signed greater than	!Z & N = V			
LE	Signed less than or equal	$Z\mid N\neq V$			
AL	Always (default)	1			

{S} Optional suffix, if present update flags op2 Immediate or shifted register

	<u>S</u> t
!	<u>i</u> ni
	pr
	eX
l .	

ACSII (	Character	Set					
NUL 00	DLE 10	Space 20	0 30	@ 40	P 50	' 60	p 70
ѕон 01	DC1 11	! 21	1 31	A 41	Q 51	a 61	q 71
stx 02	DC2 12	" 22	2 32	B 42	R 52	b 62	r 72
sтх <b>03</b>	DC3 13	# 23	3 33	C 43	S 53	c 63	s 73
еот 04	DC4 <b>14</b>	\$ 24	4 34	D 44	T 54	d 64	t 74
enq 05	NAK 15	% 25	5 35	E 45	U 55	e 65	u 75
аск 06	SYN 16	& 26	6 36	F 46	V 56	f 66	v 76
BEL <b>07</b>	етв 17	' 27	7 37	G 47	W 57	g 67	w 77
вѕ 08	CAN 18	( 28	8 38	H 48	X 58	h 68	× 78
тав 09	ем 19	) 29	9 39	I 49	Y 59	i 69	y 79
LF 0A	SUB 1A	* 2A	: 3A	J 4A	Z 5A	j 6A	z 7A
vт 0B	esc 1B	+ 2B	; 3B	K 4B	[ 5B	k 6B	{ 7E
FF 0C	FS 1C	, 2C	< 3C	L 4C	\ 5C	1 6C	70
cr 0D	GS 1D	- 2D	= 3D	M 4D	] 5D	m 6D	} 70
so 0E	RS 1E	. 2E	> 3E	N 4E	^ 5E	n 6E	~ 7E
sı 0F	us 1F	/ 2F	? 3F	O 4F	_ 5F	o 6F	DEL 7F

N=	Hex	Binary	$M_{16} =$	iB	2 <sup>N</sup> and 16 <sup>M</sup>	Notes
0	0	0000	0		1	
1	1	0001			2	
2	2	0010			4	
3	3	0011			8	
4	4	0100	1		16	
5	5	0101			32	
6	6	0110			64	
7	7	0111			128	
8	8	1000	2		256	
9	9	1001			512	
10	Α	1010		KiB	1 024	
11	В	1011			2 048	
12	С	1100	3		4 096	
13	D	1101			8 192	
13	Е	1110			16 383	
15	F	1111			32 768	
16	10	1 0000	4		65 536	
20	14	1 0100	5	MiB	1 048 576	
24	18	1 1000	6		16 777 216	
28	1C	1 1100	7		268 435 456	
30	1E	1 1110		GiB	1 073 741 824	
32	20	10 0000	8		4 294 967 296	
36	24	10 0100	9		68 719 476 736	
40	28	10 1000	10	TiB	1 099 511 627 776	

GIVO DE	ebugger (G	Commanus
list	line number	Show Program source code listing, optional line #
<u>b</u> reak	line number	Set a break point at a specific line number
<u>del</u> ete	break number	Delete a break point at a specific line number
<u>r</u> un	arguments	Run the program with optional cmd line arguments
<u>C</u> ontinue	<u>fin</u> ish	Continue (or finish function/loop) after breakpoint
<u>S</u> tep	<u>n</u> ext	Step runs one instruction $/$ next will enter function
info	b, f, r, s	Display $\underline{b}$ reakpoint, $\underline{r}$ egister, $\underline{f}$ p registers or $\underline{s}$ tack
print/f	(type) myVar	Display w/type of (int),(float) $f=> x-hex$ , f-flt, t-bin
e <u>X</u> amine	/nfu Address	$\begin{array}{l} \mbox{Display value at address/n} > \mbox{Number of elements to display} \\ \mbox{f} => \underline{\bf S} \mbox{tring}, \ \underline{\bf i} \mbox{nstruction}, \ \mbox{h} \mbox{\underline{\bf k}} \ / \ \mbox{u} => \mbox{size in } \underline{\bf b} \mbox{yte}, \ \underline{\bf h} \mbox{alfword}, \ \underline{\bf w} \mbox{ord} \\ \end{array}$
quit	<u>h</u> elp	Quit GDB / Get Help on a GDB command

Load and Sto	re Instructions	
LDMDA	Rn{!}, rlist	$\begin{aligned} rlist &= [Rn - 4 \times cnt + 4]; \\ & if(!) \ Rn - = 4 \times cnt \end{aligned}$
LDMDB	$Rn\{!\}$ , rlist	$\begin{aligned} rlist &= [Rn - 4 \times cnt]; \\ & if(!) \ Rn -= 4 \times cnt \end{aligned}$
LDM <i>IA</i>	$Rn\{!\}$ , rlist	$rlist = [Rn]; \ if(!) \ Rn \ += 4 \times cnt$
LDMIB	$Rn\{!\}$ , rlist	rlist = [Rn + 4]; if(!) Rn += $4 \times cnt$
LDR{T}	Rt, [addr]	Rt = [addr]
LDRB{T}	Rt, [addr]	$Rt = [addr]_8^\emptyset$
LDRD	Rt, ry, [addr]	ry:Rt = [addr]
LDRH{T}	Rt, [addr]	$Rt = [addr]_{16}^{\emptyset}$
LDRSB{T}	Rt, [addr]	$Rt = [addr]_8^\pm$
LDRSH{T}	Rt, [addr]	$Rt = [addr]_{16}^{\pm}$
POP	rlist	rlist = [SP]; SP $+= 4 \times cnt$
PUSH	rlist	$SP = 4 \times cnt; [SP] = rlist$
STMDA	$Rn\{!\}$ , rlist	$ [Rn-4 \times cnt+4] = rlist; $ if(!) Rn-=4 $\times$ cnt
STMDB	$Rn\{!\}$ , rlist	$ [Rn - 4 \times cnt] = rlist; $ if(!) Rn-=4×cnt
STM <i>IA</i>	$Rn\{!\}$ , rlist	[Rn] = rlist; if(!) Rn += $4 \times cnt$
STMIB	$Rn\{!\}$ , rlist	$[Rn+4] = rlist; if(!) Rn += 4 \times cnt$
STR{T}	Rt, [addr]	[addr] = Rt
STRB{T}	Rt, [addr]	$[addr]_8 = Rt_{7:0}$
STRD	Rt, ry, [addr]	[addr] = ry:Rt
STRH{T}	Rt, [addr]	$[addr]_{16} = Rt_{15:0}$

ARM LDR/S	ARM LDR/STR Addressing Modes				
non-T	$[Rn\{, \#\pm i_8\}]\{!\}$	$addr = Rn + i^{\pm}; if(!) Rn = addr$			
$xxR{,B}$	$[Rn\{,\#\pm i_{12}\}]\{!\}$	$addr = Rn + i^{\pm}$ ; if(!) $Rn = addr$			
any	[Rn] $\{, \#\pm i_8\}$	$addr = Rn; Rn += i^{\pm}$			
$xxR{,B}{T}$	[Rn], $\#\pm i_{12}$	$addr = Rn; Rn += i^{\pm}$			
non-T	$[Rn,\pmRm]\{!\}$	$addr = Rn  \pm  Rm;  if(!)   Rn = addr$			
$xxR{,B}$	$[Rn,\pmRm\{AS\}]\{!\}$	$addr = Rn  \pm  AS(Rm);  if(!)   Rn = addr$			
any	[Rn], $\pm$ Rm	$addr = Rn;  Rn  \pm = Rm$			
$xxR\{,B\}\{T\}$	[Rn], $\pm Rm\{AS\}$	$addr = Rn; \; Rn \; \pm = AS(Rm)$			
LD non-T	$\pm {\sf rel}_8$	$addr = PC + rel^\pm$			
LDR{,B}	$\pm \mathrm{rel}_{12}$	$addr = PC + rel^\pm$			

Special Ins	Special Instructions			
DBG	#i <sub>4</sub>	DebugHint(i)	7	
DMB	option	DataMemoryBarrier(option)	1,7	
DSB	option	${\sf DataSynchronizationBarrier}({\sf option})$	1,7	
ISB	SY	InstructionSynchronizationBarrier(SY	1,7	
NOP			6k	
PLD{W}	[addr]	PreloadData(addr)		
PLI	[addr]	PreloadInstr(addr)	7	
SETEND	{BE/LE}	$EndianState = \{BE/LE\}$	1,6	
SEV		SendEvent()	6k	
SVC	#i <sub>24</sub>	CallSupervisor(i)		
UDF	#i <sub>16</sub>	${\sf UndefinedException}({\sf i})$		
WFE		WaitForEvent()	6k	
WFI		WaitForInterrupt()	6k	
YIELD		HintYield()	6k	

Multiplicati	on Instructions		
MLA	Rd, Rn, Rm, Ra	$Rd = Ra + Rn \times Rm$	
$MLA{S}$	Rd, Rn, Rm, Ra	$Rd = Ra + Rn \times Rm$	
MLS	Rd, Rn, Rm, Ra	$Rd = Ra - Rn \times Rm$	6t
MUL	Rd, Rn, Rm	$Rd = Rn \times Rm$	
$MUL{S}$	Rd, Rn, Rm	$Rd = Rn \times Rm$	
SMLAxy	Rd, Rn, Rm, Ra	$Rd = Ra + Rn_{Hx}^{\pm} \bar{\times} Rm_{Hy}^{\pm}$	D
SMLaD	Rd, Rn, Rm, Ra	$\begin{aligned} Rd &= Ra  +  Rn_{H0}^{\pm} \bar{\times} Rm_{H0}^{\pm} \\ & \pm  Rn_{H1}^{\pm} \bar{\times} Rm_{H1}^{\pm} \end{aligned}$	6,D
SMLaDX	Rd, Rn, Rm, Ra	$ \begin{aligned} Rd &= Ra  +  Rn_{H0}^{\pm} \bar{\times} Rm_{H1}^{\pm} \\ & \pm xyz   Rn_{H1}^{\pm} \bar{\times} Rm_{H0}^{\pm} \end{aligned} $	D
SMLaLD	Rd, Rn, Rm, Ra	$\begin{array}{c} Rn : Rd \ + = \ Rm_{H0}^{\pm} \bar{\times} Ra_{H0}^{\pm} \\ &  \pm \ Rm_{H1}^{\pm} \bar{\times} Ra_{H1}^{\pm} \end{array}$	6,D
SMLaLDX	Rd, Rn, Rm, Ra	$\begin{array}{c} Rn: Rd \ + = \ Rm_{H0}^{\pm} \bar{\times} Ra_{H1}^{\pm} \\ & \pm \ Rm_{H1}^{\pm} \bar{\times} Ra_{H0}^{\pm} \end{array}$	D
SMLAL	Rd, Rn, Rm, Ra	$Rn:Rd += Rm \times Ra$	
$SMLAL{S}$	Rd, Rn, Rm, Ra	$Rn:Rd += Rm \times Ra$	
SMLALxy	Rd, Rn, Rm, Ra	$Rn:Rd \mathrel{+}= Rm^\pm_Hx \ \bar{x} \ Ra^\pm_Hy$	D
SMLAWy	Rd, Rn, Rm, Ra	$Rd = Ra + Rn \; \bar{\times} \; Rm_Hy^\pm$	D
SMMLa	Rd, Rn, Rm, Ra	$Rd = Ra \pm (Rn \; \bar{x} \; Rm)_{63:32}$	6,D
SMMLaR	Rd, Rn, Rm, Ra	$Rd = Ra \pm \frac{1}{(Rn \times Rm + 0x80000000)_{63:32}}$	D
SMMUL	Rd, Rn, Rm	$Rd = (Rn \times Rm)_{63:32}$	6,D
SMMULR	Rd, Rn, Rm	$Rd = (Rn \ \bar{\times} \ Rm + 0x80000000)_{63:32}$	D
SMUaD	Rd, Rn, Rm	$Rd = Rn_{H0}^{\pm} \; \bar{X} \; Rm_{H0}^{\pm} \; \pm \; Rn_{H1}^{\pm} \; \bar{X} \; Rm_{H1}^{\pm}$	6,D
SMUaDX	Rd, Rn, Rm	$Rd = Rn_{H0}^{\pm} \; \bar{X} \; Rm_{H1}^{\pm} \pm Rn_{H1}^{\pm} \; \bar{X} \; Rm_{H0}^{\pm}$	D
SMULxy	Rd, Rn, Rm	$Rd = Rn_{Hx}^{\pm} \bar{\times} Rm_{Hy}^{\pm}$	D
SMULL	Rd, Rn, Rm, Ra	$Rn:Rd=Rm\ ar{x}\ Ra$	
SMULL{S}	Rd, Rn, Rm, Ra	$Rn:Rd = Rm \times Ra$	
SMULWy	Rd, Rn, Rm	$Rd = (Rn \times Rm_{Hy}^{\pm})_{47:16}$	D
UMAAL	Rd, Rn, Rm, Ra	$Rn:Rd=Rn+Rd+Rm\timesRa$	D
UMLAL	Rd, Rn, Rm, Ra	$Rn:Rd \mathrel{+}= Rm \times Ra$	
UMULL	Rd, Rn, Rm, Ra	$Rn:Rd = Rm \times Ra$	

Exclusive Load and Store Instructions				
CLREX		ClearExclusiveLocal()	I,6k	
LDREX	Rt, [Rn]	Rt = [Rn]; SetExcluMonitor	6k	
LDREX	Rt, $[Rn, \#i_{10}]$	$Rt = [Rn + i_{9:2}^{\emptyset}:0_{1:0}]; SetExcluMonitor$	6k	
LDREXB	Rt, [Rn]	$Rt = [Rn]_{7:0}$ ; $SetExclusiveMonitor$	6k	
LDREXD	Rt, Rt2, [Rn]	$Rt2 : Rt = [Rn]; \ SetExclusiveMonitor$	6k	
LDREXH	Rt, [Rn]	$Rt = [Rn]_{15:0}$ ; $SetExclusiveMonitor$	6k	
STREX	Rd,Rt,[Rn]	if(Pass) [Rn]=Rt; Rd = Pass ? 1 : 0	6k	
STREX	$Rd,\!Rt,\![Rn,\!\#i_{10}]$	$\begin{array}{l} \text{if(Pass)[Rn+i}_{9:2}^{\emptyset}:0_{1:0}] = \text{Rt;} \\ \text{Rd=Pass?1:0} \end{array}$	6k	
STREXB	Rd,Rt,[Rn]	$if(Pass) [Rn]_8 = Rt_{7:0}; Rd = Pass?1:0$	6k	
STREXD	Rd,Rt,Rt2,[Rn]	if(Pass) [Rn]= Rt2:Rt; Rd=Pass?1:0	6k	
STREXH	Rd,Rt,[Rn]	if(Pass) $[Rn]_{16}=Rt_{15:0}$ ; Rd=Pass?1:0	6k	
		·		

Notes for	Notes for Instruction Set				
6,6k,6t,7	Introduced in ARMv6, ARMv6k, ARMv6T2, or ARMv7				
В	Techinclly a Multiple Groups Instruction				
D	Not available on ARM-M without DSP extension				
I	Can't be conditional				
Р	Pseudo Instruction				

## ARMv7 Floating-Point Instruction Quick Reference Guid

Floating-Poi	int Register Transfe	r Instructions	
VMOV.F32	Sd, #±immFlt	$Sd = \pm immediate \; FP \; Value$	
VMOV.F64	Dd, #±immFlt	$Sd = \pm immediate \; FP \; Value$	
VMOV.F32	Sd, Sm	Sd = Sm	
VMOV.F32	Dd, Dm	Dd = Dm	
VMOV	Rd, Sn	Rd = Sn Copy Only, Not converted	
VMOV	Sn, Rd	Sn = Rnd Copy Only, Not converted	
VMOV	Dm, Rd, Rn	Dm = Rn:Rd Copy Only, Not converted	
VMOV	Rd, Rn, Dm	Rn:Rd =Dm Copy Only, Not converted	
VMOV	Sm, Sm1, Rd, Rn	Sm=Rd, Sm1=Rn Copy Only, Not	
VMOV	Rd, Rn, Sm, Sm1	Rd=Sm, Rn=Sm1 Copy Only, Not	
VMOV{.32}	Dn[x], Rd	$if(x==0)Dn_{31:0} = Rd else Dn_{63:32} = Rd$	
VMOV{.32}	Rd, Dn[x]	$if(x==0)Rd = Dn_{31:0}$ else $Rd = Dn_{63:32}$	
VMRS	Rd, fpreg	Rd = fpreg	
VMRS	$APSR\_nzcv, FPSCR$	$APSR_nzcv = FPSCR_nzcv$	
VMSR	fpreg, Rd	fpreg = Rd	

Floating-Point	Instructions		
VABS.f	fx, fy	fx =  fy  Absolute Value	
VADD.f	fx, fy, fz	fx = fy + fz	
VCMP{E}.f	fd, #0.0	$FPSCR_nzcv = Compare(fx, 0)$	
VCMP{E}.f	fx, fy	FPSCR_nzcv = Compare(fx, fy)	
VCVT.F32.F64	Sx, Dy	Sx = Float2Float(Dy) Converts	
VCVT.F64.F32	Dx, Sy	Dx = Float2Float(Sy) Converts	
VCVT.sz.f	fx, fy, $\#i_5$	$fx = Float2Fixed(fy, i)^s$ Converts	V3
VCVT.f.s32	fx, sy	$fx = Int2Float(sy^s)$ Converts	
VCVT.f.sz	fx, fy, #i <sub>5</sub>	$fx = Fixed2Float(fy^s, i)$ Converts	V3
VCVT{R}.s32.f	Sx, fy	$Sx = Float2Int(fy)^s$ Converts	
VCVTx.F16.F32	2 Sx, Sy	$Sx_{Hx} = Float2Float(Sy)$ Converts	V3
VCVTx.F32.F16	Sx, Sy	$Sx = Float2Float(Sy_{Hx})$ Converts	V3
VDIV.f	fx, fy, fz	$fx = fy \div dz$	
VFMa.f	fx, fy, fz	$fx \pm = fy \times fz$	V4
VFMNa.f	fx, fy, fz	$fx = -fx \pm fy \times fz$	V4
VMLa.f	fx, fy, fz	$fx \pm = \lfloor fy \times fz \rfloor$	
VMUL.f	fx, fy, fz	$fx = fy \times fz$	
VNEG.f	fx, fy	fx = -fy	
VNMLa.f	fx, fy, fz	$fx = -fx \pm -\lfloor fy \times fz \rfloor$	
VNMUL.f	fx, fy, fz	$fx = -\lfloor fy \times fz \rfloor$	
VSQRT.f	fx, fy	fx = SQRT(fy)	
VSUB.f	fx, fy, fz	fx = fy - fz	

SIMD Register Transfer Instructions		
VDUP.z	mx, ry	$mx_{z*} = ry_{z}$
VDUP.z	mx, dy[i]	$mx_{z*} = dy_{zi}$
VMOV.z	dx[i], ry	$dx_{zi} = ry_z$
VMOV.sz	rx, dy[i]	$rx = dy_{zi}^s$
VMOV	mx, my	mx = my

Floating-point System Registers			
FPEXC	Floating-point Exception Control		
FPSCR	Floating-point Status and Control		
FPSID	Floating-point System ID		
MVFR{01}	Media and VFP Feature {01}		

Floating-point Status and Control Register (FPSCR)					
OC	0×0000001	Invalid Operation cumulative exception			
OZC	0×00000002	Division by Zero cumulative exception			
OFC	0×00000004	Overflow cumulative exception			
JFC	0×00000008	Underflow cumulative exception			
XC	$0 \times 00000010$	Inexact cumulative exception			
DC	0×00000080	Input Denormal cumulative exception			
OE	0×0000100	Invalid Operation exception trap enable			
OZE	0×00000200	Division by Zero exception trap enable			
OFE	0×00000400	Overflow exception trap enable			
JFE	0×00000800	Underflow exception trap enable			
XE	0×00001000	Inexact exception trap enable			
DE	0×00008000	Input Denormal exception trap enable			
RMode	0x00c00000	Rounding mode (RN,RP,RM,RZ)			
Z	0×01000000	Flush-to-zero mode			
ON	0×02000000	Default NaN mode			
AHP	0×04000000	Alternative half-precision			
QC	0×08000000	Cumulative saturation			
/	0×10000000	Overflow condition flag			
2	0×20000000	Carry condition flag			
7	0×40000000	Zero condition flag			
N	0×80000000	Negative condition flag			

Floating-po	loating-point and SIMD Keys	
s	Operation signess (S or U)	
z	Data size (8, 16, or 32)	
f	Floating-point size (F32 or F64)	
sx, dx, qx	Singleword/doubleword/quadword register	
fx, fy, fz	Floating-point register (Sx or Dx depending on data size)	
mx, my, mz	SIMD register (Dx or Qx)	
cm	SIMD comparison operator (GE, GT, LE, or LT)	
[x]	Value is rounded	
x ≪≫ y	$(y < 0)$ ? $(x \gg -y)$ : $(x \ll y)$	
$\wedge$ $\vee$	Maximum/minimum value	

	Notes	for Floating-point and SIMD Instructions
	V3,V4	Introduced in VFPv3, VFPv4
	SH,S2	Introduced in SIMD with half-precision floats, SIMDv2
	F	Instruction with data type F32 also exists

Keys	
{T}	LDR/STR instruction uses user privileges.
a	A or S to add or subtract operand.
di	DA, DB, IA or IB for decrease/increase before/after.
i, j	Immediate operand, range $0max / 1max+1$
rx, ry, rz, rw	General register
rlist	Comma separated list of registers within { }.
$SAT\{S,U\}(x,b)$	Saturated signed/unsigned b bit value
{rb}	Optional rotate (ROR 8, ROR 16 or ROR 24)
$\{slr\}$	Optional shift (LSL $\#\{131\}$ or ASR $\#\{132\}$ )
{sl}	Optional left shift (LSL $\#\{131\}$ )
$\{sr\}$	Optional right shift (ASR $\#\{132\}$ )
{AS}	ARM shift or rotate (LSL/ROR $\#\{131\},\ LSR/ASR$ $\#\{132\}$ or RRX)
value $^\pm$ , value $^\emptyset$	Value is sign/zero extended
$\bar{\times} \; \bar{\div} \gg$	Operation is signed