```
MT ALU Assignment
ECE 3561, 12/04/19
Matt Gambill
Alu Code Listing
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY alu IS
  PORT (a,b : IN std_logic_vector (15 downto 0);
        cin,arlo : IN std_logic;
      ltt : std_logic_vector(0 to 3);
        res : OUT std_logic_vector (15 downto 0);
        cout : OUT std_logic);
END alu;
ARCHITECTURE one OF alu IS
      COMPONENT mux2 to 1x16 IS
   PORT (a,b : IN std_logic_vector(15 downto 0);
         sa,sb : IN std logic;
         muxout : OUT std logic vector(15 downto 0));
END COMPONENT;
COMPONENT log16 IS
  PORT(a,b : IN std_logic_vector(15 downto 0);
       res : OUT std_logic_vector(15 downto 0);
       ltt : IN std logic vector(0 to 3));
END COMPONENT;
COMPONENT add16 IS
  PORT (a,b : IN std_logic_vector (15 downto 0);
        cin : IN std_logic;
```

<b>\$</b> 1 →	Msgs						
<b>-</b> → /talu16/a	0000111100001111	000000000000000		0000111100001111		1111111100001111	0000111100001111
<b>IIIIIIIIIIIII</b>	0000000011111111	1111111111111111		0000000011111111			
+ 🔷 /talu16/res	0001000000001111	(1111111111111111	000000000000000	0001000000001111	000011111111111	1111111111111111	0001000000001111
🔷 /talu16/cin	1						
🔷 /talu16/arlo	1						
/talu16/cout	0						
	0001	0111					0001