





The datapath is 338.4um wide and 76.7um long.


The area of the datapath is $338.4 \times 76.7 = 25,955.28 \text{um}^2$.

















@(#)\$CDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) \$

Command line: /software/cadence-Aug2016/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /home/grossfe2/ece425.work/LVS -l -s -t /home/grossfe2/ece425.work/LVS/layout /home/grossfe2/ece425.work/LVS/schematic

Like matching is enabled. Net swapping is enabled.

N791

N800

N48

N23

q_master_en

 $q_sel<0>$

Using terminal names as correspondence points.

```
Net-list summary for /home/grossfe2/ece425.work/LVS/layout/netlist
   count
    852
                     nets
    86
                     terminals
    928
                     pmos
    928
                     nmos
Net-list summary for /home/grossfe2/ece425.work/LVS/schematic/netlist
   count
    852
                     nets
    86
                     terminals
    928
                     pmos
    928
                     nmos
Terminal correspondence points
N801
          N18
                     c<0>
N788
          N62
                     c<1>
N782
          N22
                     c<2>
N770
          N52
                     c<3>
N839
          N43
                     cin
N848
          N10
                     d<0>
N834
          N4
                     d<1>
N826
          N57
                     d<2>
N815
          N15
                     d<3>
N841
          N40
                     f0_in
                     f3_in
N812
          N71
                     f<0>
N772
          N34
N849
                     f<1>
          N11
N835
          N29
                     f<2>
N827
          N32
                     f<3>
N773
          N17
                     f_sel<0>
                     f_sel<1>
N851
          N16
                     func_sel<0>
N780
          Ν9
                     func_sel<1>
N768
          N20
N844
          N24
                     func_sel<2>
N775
          N0
                     gnd!
N847
          N64
                     inv_r
N845
          N67
                     inv_s
N778
          N41
                     iq_master_en
N798
          N54
                     iq_slave_en
                     ireg_a_wr
N776
          N69
N823
          N58
                     ireg_b_wr
N837
          N37
                     ireg_wr
          N65
N817
                     p<0>
N808
          N68
                     p<1>
N802
          N74
                     p<2>
N789
          N35
                     p<3>
          N50
                     q0_in
N816
N796
          N44
                     q0_out
N790
          N38
                     q3_in
N774
          N2
                     q3_out
```

Devices in the netlist but not in the rules: pmos nmos

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	1856	1856
total	1856	1856

si.out Fri Apr 19 16:35:09 2019 3 nets 0 0 un-matched 0 0 merged pruned 0 0 active 852 852 852 852 total terminals un-matched 0 matched but different type 0 total 86 86

Probe files from /home/grossfe2/ece425.work/LVS/schematic
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out:

Probe files from /home/grossfe2/ece425.work/LVS/layout
devbad.out:
netbad.out:
mergenet.out:
termbad.out:

mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out:

- 9. Difficulties in the design occurred numerous times while creating the datapath. Routing wires was often difficult due to there being so many elements to work with. Even routing through multiple layers was difficult. Getting sizing right was also a tough thing for the MP. Even now, my design is still larger than it should be but it was even larger before I tried working with it. Debugging the design was also a pain, specifically for the layout. It became very hard to track things in the layout view.
- 10. a) The distance between *vdd* and *gnd* varies in the design due to smaller modules being made from different sizes. However, the median measurement between the signals was roughly 3um. I didn't really choose to have it as 3um however it is good to keep the length of the design small because the width will be VERY long (mostly due to the regfile and ALU). Along with that, we have to stack multiple bitslices on top of each other which only increases the height, so its important to minimize that distance.
- b) Gates can be sized differently for a variety of reasons (as told in the question). One possible reason is to deal with race conditions with the signals. Changing the sizing of the transistors can allow two signals (one of which may be travelling slower than the other) to arrive at the same time. For example, if you have an AND gate with one input coming from metal1 but the other coming from metal3. Clearly we need the metal3 signal to come faster (or slow down the metal1 signal) to avoid problems. Resizing accomplishing this.