
Introduction to Embedded Systems 9. Power and Energy

Prof. Dr. Marco Zimmerling





Where we are ...



General Remarks

Power and Energy Consumption

Statements that are true since a decade or longer:


"Power is considered as the most important constraint in embedded systems." [in: L. Eggermont (ed): Embedded Systems Roadmap 2002, STW]

"Power demands are increasing rapidly, yet battery capacity cannot keep up." [in Diztel et al.: Power-Aware Architecting for data-dominated applications, 2007, Springer]

- Main reasons are:
 - power provisioning is expensive
 - battery capacity is growing only slowly
 - devices may overheat
 - energy harvesting (e.g., from solar cells) is limited due to low energy density



Some Trends



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

Implementation Alternatives

Performance Power Efficiency **General-purpose processors**

Application-specific instruction set processors (ASIPs)

Microcontroller

DSPs (digital signal processors)

Programmable hardware


FPGA (field-programmable gate arrays)

Application-specific integrated circuits (ASICs)


Flexibility

Energy Efficiency


- It is necessary to optimize HW and SW.
- Use heterogeneous architectures in order to adapt to required performance and application.
- Apply specialization techniques:
 - Higher parallelism
 - Turn off unused components (e.g., low-power modes)
 - Higher heterogeneity
 - Voltage and frequency scaling





© Hugo De Man, IMEC, Philips, 2007




Because energy is not an instantaneous quantity, it is important to specify for *what* a given amount of energy is used (context)!










Low Power vs. Low Energy


- Power and energy impact system design in different ways
- Minimizing the power consumption (= voltage x current) is important for
 - the design of the power supply and voltage regulators
 - the dimensioning of interconnect between power supply and components (e.g., reduced power enables the use of thinner wires)
 - cooling (short term cooling)
 - high cost, limited space
- Minimizing the energy consumption is important due to
 - restricted availability of energy (e.g., in mobile systems or IoT devices)
 - limited battery capacities (only slowly improving)
 - very high costs of energy (energy harvesting, solar panels, maintenance/batteries)
 - long lifetimes, low temperatures

Power Consumption of a CMOS Gate



Main Sources of Power Consumption of a CMOS Processors

- Dynamic power consumption:
 - (Dis)charging capacitances while switching
 - Short-circuit power consumption due to a short-circuit path between supply rails while switching
- Static power consumption:
 - Gate-oxide, subthreshold, and junction leakage while nothing happens (i.e., no clock, no switching of gate inputs)




[J. Xue, T. Li, Y. Deng, Z. Yu, Full-chip leakage analysis for 65 nm CMOS technology and beyond, Integration VLSI J. 43 (4) (2010) 353–364]

Techniques to Reduce Static Power

Power Supply Gating

Power gating is one of the most effective ways to reduce static power consumption (leakage)

Idea: Cut power supply off when components are unused (duty cycling, low-power modes)



Techniques to Reduce Dynamic Power

Voltage Scaling: A Simple Analytical Model

Average power consumption of CMOS circuits (ignoring leakage):

$$P \sim \alpha C_L V_{dd}^2 f$$

 V_{dd} : supply voltage

 α : switching activity

 C_L : load capacity

f: clock frequency

Delay of CMOS circuits:

$$\tau \sim C_L \frac{V_{dd}}{(V_{dd} - V_T)^2} \sim \frac{C_L}{V_{dd}}$$

 V_{dd} : supply voltage

 V_T : threshold voltage

$$V_T \ll V_{dd}$$

Decreasing V_{dd} reduces P quadratically (assuming f is constant).

But decreasing V_{dd} also increases the gate delay τ reciprocally.

Maximal frequency f_{max} decreases linearly with decreasing V_{dd} (i.e., "reducing the voltage makes the system slower").

$$f_{max} \sim \frac{1}{\tau} \sim \frac{V_{dd}}{C_I}$$

Voltage Scaling: A Simple Analytical Model

$$P \sim lpha C_L V_{dd}^2 f$$
 This is the energy per cycle.


$$E \sim \alpha C_L V_{dd}^2 ft = \alpha C_L V_{dd}^2 \text{ (#cycles)}$$

This is the energy needed for executing a task that requires #cycles (i.e., number of cycles).

Saving energy for a given task:


- reduce the supply voltage V_{dd}
- reduce switching activity α
- reduce the load capacitance C_L
- reduce the number of cycles #cycles

Parallelism




$$E \sim V_{dd}^2 \text{ (#cycles)}$$
$$E_2 = \frac{1}{4}E_1$$

Pipelining



$$E \sim V_{dd}^2 \text{ (#cycles)}$$
$$E_2 = \frac{1}{4}E_1$$




VLIW (Very Long Instruction Word) Architectures

- Large degree of parallelism
 - many parallel computational units, (deeply) pipelined
- Simple hardware architecture
 - explicit parallelism (parallel instruction set)
 - all 4 instructions are parallelization is done offline (compiler) executed in parallel instruction packet instruction 4 instruction 1 instruction 3 instruction 2 floating point integer integer memory unit unit unit unit

Example: Qualcomm Hexagon

Hexagon DSP




Snapdragon 835 (Galaxy S8)



So far: *Statically* decrease voltage and frequency

Next: Dynamically change voltage and frequency

Dynamic Voltage and Frequency Scaling (DVFS)




Saving energy for a given task:

of operation

- reduce the supply voltage V_{dd}
- reduce switching activity α
- reduce the load capacitance C_L
- reduce the number of cycles #cycles


Example: Dynamic Voltage and Frequency Scaling



Example: DVFS – Complete Task as Early as Possible


$\overline{V_{dd}}$ [V]	5.0	4.0	2.5
Energy per cycle [nJ]	40	25	10
f_{max} [MHz]	50	40	25
cycle time [ns]	20	25	40

We suppose a task that needs 10⁹ cycles to execute within 25 seconds.




Example: DVFS – Use Two Voltages


V_{dd} [V]	5.0	4.0	2.5
Energy per cycle [nJ]	40	25	10
f_{max} [MHz]	50	40	25
cycle time [ns]	20	25	40



Example: DVFS – Use One Voltage

$\overline{V_{dd}}$ [V]	5.0	4.0	2.5
Energy per cycle [nJ]	40	25	10
f_{max} [MHz]	50	40	25
cycle time [ns]	20	25	40





Execute task in fixed time T with variable voltage $V_{dd}(t)$:


gate delay:
$$au \sim rac{1}{V_{dd}}$$

execution rate: $f(t) \sim V_{dd}(t)$

invariant: $\int V_{dd}(t)dt = \text{const.}$

• case A: execute at voltage x for $T \cdot a$ time units and at voltage y for $(1-a) \cdot T$ time units;

energy consumption: $T \cdot (P(x) \cdot a + P(y) \cdot (1-a))$



Execute task in fixed time T with variable voltage $V_{dd}(t)$:

gate delay:
$$au \sim rac{1}{V_{dd}}$$


execution rate: $f(t) \sim V_{dd}(t)$

invariant:
$$\int V_{dd}(t)dt = \text{const.}$$

• case A: execute at voltage x for $T \cdot a$ time units and at voltage y for $(1-a) \cdot T$ time units; energy consumption: $T \cdot (P(x) \cdot a + P(y) \cdot (1-a))$

Ensures that we compare the energies consumed by executing the same algorithm with the same #cycles

• case B: execute at voltage $z = a \cdot x + (1-a) \cdot y$ for T time units; energy consumption: $T \cdot P(z)$



$$z \cdot T = a \cdot T \cdot x + (1-a) \cdot T \cdot y$$
$$z = a \cdot x + (1-a) \cdot y$$

Execute task in fixed time T with variable voltage $V_{dd}(t)$:

gate delay:
$$au \sim rac{1}{V_{dd}}$$


execution rate: $f(t) \sim V_{dd}(t)$

invariant:
$$\int V_{dd}(t)dt = \text{const.}$$

• case A: execute at voltage x for $T \cdot a$ time units and at voltage y for $(1-a) \cdot T$ time units; energy consumption: $T \cdot (P(x) \cdot a + P(y) \cdot (1-a))$

Ensures that we compare the energies consumed by executing the same algorithm with the same #cycles

• case B: execute at voltage $z = a \cdot x + (1-a) \cdot y$ for T time units; energy consumption: $T \cdot P(z)$




If possible, running at a constant frequency (voltage) minimizes the energy consumption for dynamic voltage scaling:

case A is always worse if the power consumption is a convex function of the supply voltage

DVFS: Real-Time Offline Scheduling on One Processor

- Let us model a set of independent tasks as follows:
 - We suppose that a task $v_i \in V$
 - requires c_i computation time at normalized processor frequency 1
 - arrives at time a_i
 - has (absolute) deadline constraint d_i
- How do we schedule these tasks such that all these tasks can be finished no later than their deadlines and the energy consumption is minimized?
 - YDS Algorithm from "A Scheduling Model for Reduced CPU Energy", Frances Yao, Alan Demers, and Scott Shenker, FOCS 1995."

If possible, running at a constant frequency (voltage) minimizes the energy consumption for dynamic voltage scaling.




- Define *intensity* G([z, z']) in some time interval [z, z']:
 - average accumulated execution time of all tasks that have arrival and deadline in [z, z'] relative to the length of the interval z'-z

$$V'([z, z']) = \{v_i \in V : z \le a_i < d_i \le z'\}$$


$$G([z, z']) = \sum_{v_i \in V'([z, z'])} c_i / (z' - z)$$

- 3,6,5 Tasks
- 2,6,3
- 0,8,2
- 6,14,6
- 10,14,6
- 11,17,2
- 12,17,2
- a_i,d_i,c_i


Step 1: Execute jobs in the interval with the highest intensity by using the earliest-deadline first schedule and running at the intensity as the frequency.




Step 1: Execute jobs in the interval with the highest intensity by using the earliest-deadline first schedule and running at the intensity as the frequency.




Step 1: Execute jobs in the interval with the highest intensity by using the earliest-deadline first schedule and running at the intensity as the frequency.




Step 2: Adjust the arrival times and deadlines by excluding the possibility to execute within the previous critical intervals.



Step 2: Adjust the arrival times and deadlines by excluding the possibility to execute within the previous critical intervals.



Step 3: Run the algorithm for the revised input again




$$G([0,4])=2/4$$
, $G([0,10])=14/10$, $G([0,13])=18/13$

$$G([2,10])=12/8$$
, $G([2,13])=16/11$, $G([6,10])=6/4$

$$a_i, d_i, c_i$$


Step 3: Run the algorithm for the revised input again




$$a_i, d_i, c_i$$


8,13,2

Step 3: Run the algorithm for the revised input again











$$a_i, d_i, c_i$$

Step 3: Run the algorithm for the revised input again


Step 4: Put pieces together





Continuously update to the best schedule for all arrived tasks:

Time 0: task v_3 is executed at 2/8



2,6,3


0,8,2

Continuously update to the best schedule for all arrived tasks:

Time 0: task v_3 is executed at 2/8

Time 2: task v₂ arrives

•
$$G([2,6]) = \frac{3}{4}$$
, $G([2,8]) = \frac{4.5}{6} = \frac{3}{4} =$ execute v_3 , v_2 at $\frac{3}{4}$



2,6,3

0,8,2

Continuously update to the best schedule for all arrived tasks:


Time 0: task v_3 is executed at 2/8

Time 2: task v₂ arrives

•
$$G([2,6]) = \frac{3}{4}$$
, $G([2,8]) = \frac{4.5}{6} = \frac{3}{4} =$ execute v_3 , v_2 at $\frac{3}{4}$

Time 3: task v₁ arrives

•
$$G([3,6]) = (5+3-3/4)/3=29/12$$
, $G([3,8]) < G([3,6]) =>$ execute v_2 and v_1 at 29/12



Continuously update to the best schedule for all arrived tasks:

Time 0: task v_3 is executed at 2/8

Time 2: task v₂ arrives

•
$$G([2,6]) = \frac{3}{4}$$
, $G([2,8]) = \frac{4.5}{6} = \frac{3}{4} =$ execute v_3 , v_2 at $\frac{3}{4}$


Time 3: task v₁ arrives

•
$$G([3,6]) = (5+3-3/4)/3=29/12$$
, $G([3,8]) < G([3,6]) =>$ execute v_2 and v_1 at 29/12

Time 6: task v₄ arrives

•
$$G([6,8]) = 1.5/2$$
, $G([6,14]) = 7.5/8 =>$ execute v_3 and v_4 at 15/16

$$a_i,d_i,c_i$$



Continuously update to the best schedule for all arrived tasks:

Time 0: task v_3 is executed at 2/8

Time 2: task v₂ arrives

•
$$G([2,6]) = \frac{3}{4}$$
, $G([2,8]) = \frac{4.5}{6} = \frac{3}{4} =$ execute v_8 , v_2 at $\frac{3}{4}$

Time 3: task v₁ arrives


•
$$G([3,6]) = (5+3-3/4)/3=29/12$$
, $G([3,8]) < G([3,6]) =>$ execute v_2 and v_1 at 29/12

Time 6: task v₄ arrives

•
$$G([6,8]) = 1.5/2$$
, $G([6,14]) = 7.5/8 =>$ execute v_3 and v_4 at 15/16

Time 10: task v₅ arrives

•
$$G([10,14]) = 39/16 => execute v_4 and v_5 at 39/16$$



Continuously update to the best schedule for all arrived tasks:

Time 0: task v_3 is executed at 2/8

Time 2: task v₂ arrives

•
$$G([2,6]) = \frac{3}{4}$$
, $G([2,8]) = \frac{4.5}{6} = \frac{3}{4} =$ execute v_8 , v_2 at $\frac{3}{4}$

Time 3: task v₁ arrives

•
$$G([3,6]) = (5+3-3/4)/3=29/12$$
, $G([3,8]) < G([3,6]) =>$ execute v_2 and v_1 at 29/12

Time 6: task v₄ arrives

•
$$G([6,8]) = 1.5/2$$
, $G([6,14]) = 7.5/8 =>$ execute v_3 and v_4 at 15/16

Time 10: task v₅ arrives

•
$$G([10,14]) = 39/16 => execute v_4 and v_5 at 39/16$$

Time 11 and Time 12

• The arrival of v_6 and v_7 does not change the critical interval

Time 14:

•
$$G([14,17]) = 4/3 => execute v_6 and v_7 at 4/3$$

3,6,5

2,6,3

0,8,2

6,14,6

10,14,6

11,17,2

12,17,2

Remarks on the YDS Algorithm

Offline

- The algorithm guarantees the minimal energy consumption while satisfying the timing constraints
- The time complexity is $O(N^3)$, where N is the number of tasks in V
 - Finding the critical interval can be done in $O(N^2)$
 - The number of iterations is at most N

Exercise:

■ For periodic real-time tasks with deadline=period, running at **constant speed with 100% utilization** under EDF has minimum energy consumption while satisfying the timing constraints.

Online

 Compared to the optimal offline solution, the on-line schedule uses at most 27 times of the minimal energy consumption.