MATTHEW BARONDEAU

(979) 204-6435 $\$ mebarondeau@utexas.edu https://matthewbarondeau.github.io/

EDUCATION

| EDUCATION | |
|---|---|
| Ph.D. Electrical and Computer Engineering The University of Texas at Austin; Advisor: Dr. Andreas Gerstlauer | 05/2027 |
| M.S. Electrical and Computer Engineering The University of Texas at Austin; GPA 3.88 | 12/2022 |
| B.S. Electrical and Computer Engineering The University of Texas at Austin; GPA 3.75 | 05/2020 |
| WORK EXPERIENCE | |
| The University of Texas at Austin, Graduate Research Assistant Examining lightweight multithreading microarchitecture tailored for memory-intensive workloads Developing a proactive runtime manager for heterogeneous MPSoCs to enhance power efficiency | 08/2020 - Present |
| Nvidia, GPU Architecture Intern Enhanced the L2 standalone simulator to simulate inter-slice communication Designed and optimized a GPU L2 metadata prefetcher | 05/2022 - 08/2022 |
| Tactical Computing Labs, Research Engineer I Quantified the execution overhead of components in SST and developed a tool for performance mon Implemented locality optimization for accelerator thread migration, leading to a reduction in data re | o . |
| Arm, CPU Performance Intern Performed annotation of MMU and L2 transactions within a CPU performance simulator Detected and rectified bugs related to the eviction process of the cache replacement policy | 05/2020 - 08/2020 |
| Lockheed Martin Missiles & Fire Control, Electrical Engineering Intern Conducted comprehensive testing and characterization of a fiber communication circuit Obtained U.S. Secret security clearance PROJECTS | 06/2019 - 08/2019 |
| Virtual Register Context Architecture Developed a register cache to hold partial contexts, reducing multiprocessing overhead on near-mem Crafted a register replacement policy that achieves a hit-rate within 2% of the optimal policy | 08/2020 - 11/2023 nory processors |
| Optimizing Producer-Consumer Traffic in Multi-Core Coherent Systems • Modeled MESI coherence changes to reduce producer-consumer overheads by 2.5x | 08/2022 - 12/2022 |
| Evaluating Runahead Execution with Data Prefetching • Evaluated precise runahead execution in concert with data prefetchers to improve prefetcher timeling | 01/2022 - 05/2022 ness |
| CNN Hardware Accelerator • Achieved 40x speedup on darknet inference on ultra96 board using SIMD and FPGA accelerator | 08/2021 - 12/2021 |
| Parallel Implementation of the Barnes-Hut Algorithm Wrote openMP and GPU versions of Barnes-Hut algorithm resulting in 10x speedup | 01/2021 - 05/2021 |
| SERVICE | |
| Graduate Student Peer Mentor, ECE Partner Program, UT Austin First-Year Facilitator, First Year Experience Office, UT Austin First-Year Mentor, First Year Experience Office, UT Austin | 2021 - Present 2021 - Present 2017 - 2020 |
| AWARDS | |
| Qualcomm Innovation Fellowship Virginia & Ernest Cockrell Jr. Fellowship in Engineering | 2023 - 2024 2020 - 2024 |
| SKILLS | |

Languages: C/C++, Python, CUDA, System Verilog, Assembly, Java

Software: VIM, Git, Gem5, SST, CACTI, Verilator, Intel PIN, Vivado, Keil, LLVM