

# MATTHEW BARONDEAU

mebarondeau@utexas.edu • (979) 204-6435

## EDUCATION

<b>Ph.D. in Electrical and Computer Engineering</b> <i>University of Texas at Austin</i> <i>Advisor: Dr. Andreas Gerstlauer</i>	Spring 2026
<b>M.S. in Electrical and Computer Engineering</b> <i>University of Texas at Austin; GPA 3.86/4.00</i>	Fall 2022
<b>B.S. in Electrical and Computer Engineering</b> <i>University of Texas at Austin; GPA 3.79/4.00</i>	Spring 2020

## WORK EXPERIENCE

<b>UT ECE – Graduate Research Assistant</b> • Investigating efficient thread-level parallelism for irregular memory bound workloads	August 2020 – Present
<b>Nvidia – GPU Architecture Intern</b> • Modeled multi-slice multi-partition L2 traffic into system-level cache • Created and tuned prefetcher for irregular L2 data accesses	May 2022 – August 2022
<b>Tactical Computing Laboratory – Research Engineer I</b> • Profiled communication overhead in SST • Created asynchronous execution framework for accelerator network	May 2021 – August 2021
<b>ARM – CPU Performance Intern</b> • Correlated MMU and L2 transactions in RTL and performance model on ARM microprocessors	May 2020 – August 2020
<b>UT ECE Department – Teaching Assistant</b> • Instructed students in embedded systems and real-time operating systems courses	August 2017 – May 2020, May 2022
<b>Lockheed Martin Missiles and Fire Control – Electrical Engineering Intern</b> • Designed fiber-optic communication and power controller interfaces	June 2019 – August 2019
<b>Applied Research Laboratories – Student Technician</b> • Created and tested Verilog RTL designs for GPS processing Xilinx Virtex system	May 2018 – August 2018
<b>Reynolds and Reynolds – IT Operations Intern</b> • Repaired computers and installed security infrastructure at College Station office	Summer 2014 – 2017

## PROJECTS

<b>Analysis of Prefetcher Interaction with Run-ahead Execution</b> • Compared precise runahead execution against prefetcher combinations using SCARAB simulator	Spring 2022
<b>TinyYolo Acceleration</b> • Optimized TinyYolo on Ultra96 using code transformations and hardware accelerator, • Resulted in 40x inference speedup over baseline	Fall 2021
<b>Parallelization of the Barnes-Hut Algorithm</b> • Parallelized Barnes-Hut using openMP and GPU giving 11x speedup over CPU baseline	Spring 2021
<b>Self-Monitor Stress Device</b> • Read physiological data to detect stress through sensors, processed using analog filters, and sent to ML model • Awarded 2 <sup>nd</sup> place in honors senior-design project category	Fall 2019 – Spring 2020
<b>RTOS Autonomous Racing Car</b> • Wrote real-time operating system for TI TM4C including file system, process loader, and priority scheduler • Interfaced IR and laser sensors and tuned PID control algorithm to navigate racetrack	Spring 2019

## **RELEVANT COURSEWORK**

---

- ECE460N Computer Architecture
- ECE445M Real-Time Operating Systems
- ECE382N Advanced Embedded MCU
- ECE382M VLSI I
- CS380C Compilers
- ECE382N Parallelism & Locality
- ECE382V Semiconductor Memories
- ECE382M System on Chip Design
- CS395T Prediction Mechanisms in Computer Architecture
- ECE382N Parallel Computer Architecture

## **SERVICE ACTIVITIES**

---

**UT First Year Program** – Fig Facilitator

Fall 2021- Present

**Eta Kappa Nu Psi Chapter**– Member

Fall 2019 – Spring 2021

**UT First Year Program** – Fig Mentor

August 2017 – December 2019

## **SKILLS**

---

- **Programming Languages:** Assembly, C, C++, CUDA, Python, Verilog
- **Tools and frameworks:** LLVM, Vivado, gem5

## **HONORS**

---

- Virginia & Ernest Cockrell Jr. Fellowship in Engineering