

# MATTHEW BARONDEAU

(979) 204-6435 ♦ mebarondeau@utexas.edu

<https://matthewbarondeau.github.io/>

## EDUCATION

---

<b>Ph.D. Electrical and Computer Engineering</b> The University of Texas at Austin Advisor: Prof. Andreas Gerstlauer	05/2027
<b>M.S. Electrical and Computer Engineering</b> The University of Texas at Austin; GPA 3.88	12/2022
<b>B.S. Electrical and Computer Engineering</b> The University of Texas at Austin; GPA 3.75	05/2020

## WORK EXPERIENCE

---

<b>The University of Texas at Austin, Graduate Research Assistant</b> • Developed a lightweight multithreading microarchitecture tailored for near-memory workloads • Conducted synthesis and assessment of architectural modifications in the CVA6 in-order processor • Currently developing a proactive runtime management for heterogeneous MPSoCs to enhance power efficiency	08/2020 - Present
<b>Nvidia, GPU Architecture Intern</b> • Enhanced the L2 standalone simulator to simulate inter-slice communication • Formulated a testbench to assess the accuracy of coherence messages within the simulator • Designed and optimized a GPU L2 metadata prefetcher	05/2022 - 08/2022
<b>Tactical Computing Labs, Research Engineer I</b> • Quantified the execution overhead of components in SST and developed a tool for performance monitoring • Profiled an asynchronous accelerator network to identify performance bottlenecks • Implemented locality optimization for accelerator thread migration, leading to a reduction in data movement costs	05/2021 - 08/2021
<b>Arm, CPU Performance Intern</b> • Performed annotation of MMU and L2 transactions within a CPU performance simulator • Established a correlation between RTL and performance simulator replacement policy behavior • Detected and rectified bugs related to the eviction process of the cache replacement policy	05/2020 - 08/2020
<b>Lockheed Martin Missiles &amp; Fire Control, Electrical Engineering Intern</b> • Engineered a high-current power supply controller • Conducted comprehensive testing and characterization of a fiber communication circuit • Obtained U.S. Secret security clearance	06/2019 - 08/2019
<b>Applied Research Labs, Student Technician</b> • Wrote RTL module to enable DMA playback of GPS data • Deployed and debugged playback functionality on Xilinx Virtex 7 FPGA • Replicated analog front-end attenuation experiment to characterize system noise	05/2018 - 08/2018
<b>Reynolds &amp; Reynolds, IT Operations Intern</b> • Repaired company computers, printers, and networking equipment • Ran ethernet cable and installed new security infrastructure	05/2014 - 08/2017

## PROJECTS

---

<b>Virtual Register Context Architecture</b> • Developed a register cache to hold partial contexts, reducing multiprocessing overhead on near-memory processors • Engineered a register replacement policy that achieves a hit-rate within 2% of the optimal policy • Showcased that register caching enables increased thread counts while utilizing 50% less area than a banked approach	08/2020 - 11/2023
<b>Optimizing Producer-Consumer Operations in Multi-Core Coherent Systems</b> • Modeled MESI coherence changes to reduce producer-consumer overheads by tagging final writes • Achieved 2.5x speedup with larger benefits for increasing coherence latency	08/2022 - 12/2022

<b>Evaluating Runahead Execution with Data Prefetching</b>	01/2022 - 05/2022
<ul style="list-style-type: none"> <li>• Evaluated precise runahead execution in concert with data prefetchers using SCARAB simulator</li> <li>• Demonstrated improvements in prefetcher timeliness when coupled with runahead execution</li> </ul>	
<b>Evaluation of Multiplier Rounding Drift in Arithmetic Applications</b>	08/2021 - 12/2021
<ul style="list-style-type: none"> <li>• Surveyed multiplier rounding techniques for accuracy tradeoffs in multiplication-intensive algorithms</li> <li>• Determined that true rounding and truncation result in the least error from successive multiplication</li> </ul>	
<b>CNN Hardware Accelerator</b>	08/2021 - 12/2021
<ul style="list-style-type: none"> <li>• Implemented FPGA hardware accelerator for darknet inference on ultra96</li> <li>• Achieved 40x speedup over baseline through SIMD, compiler optimizations, and accelerator offload</li> </ul>	
<b>Parallel Implementation of the Barnes-Hut Algorithm</b>	01/2021 - 05/2021
<ul style="list-style-type: none"> <li>• Wrote openMP and GPU versions of Barnes-Hut algorithm</li> <li>• Resulted in 10x faster implementation than single-thread</li> </ul>	

## TEACHING EXPERIENCE

<b>UGS016 First Year Seminar, <i>Instructor</i></b>	Fall 2021, Fall 2022, Fall 2023
The University of Texas at Austin	Austin, TX
<ul style="list-style-type: none"> <li>• Taught seminar for first-year ECE students</li> <li>• Topics include technical area overviews and course planning</li> </ul>	
<b>ECE380L Real-Time Operating Systems, <i>Teaching Assistant</i></b>	Spring 2020, Spring 2022
The University of Texas at Austin	Austin, TX
<ul style="list-style-type: none"> <li>• Led lab sections and organized final autonomous robot competitions for graduate lab</li> <li>• Topics included virtual memory, scheduling, file systems, memory management, synchronization</li> </ul>	
<b>ECE445L Embedded System Design Lab, <i>Teaching Assistant</i></b>	Fall 2019
The University of Texas at Austin	Austin, TX
<ul style="list-style-type: none"> <li>• Rewrote lab documents and led student lab sections for senior embedded lab</li> <li>• Topics include PCB design, networking, motors, and inter-device communication protocols</li> </ul>	
<b>ECE319K Introduction to Embedded Systems, <i>Teaching Assistant</i></b>	Spring 2018, Spring 2019
The University of Texas at Austin	Austin, TX
<ul style="list-style-type: none"> <li>• Oversaw lab sections, debugged student projects, and created supplemental material for freshman lab</li> <li>• Topics include PWM, ADCs, DACs, interrupts, critical sections, and UART</li> </ul>	
<b>ECE306 Introduction to Computing, <i>Teaching Assistant</i></b>	Fall 2018
The University of Texas at Austin	Austin, TX
<ul style="list-style-type: none"> <li>• Taught recitation sections, created assignments, and wrote exams for introductory computing course</li> <li>• Topics include logic circuits, LC-3 architecture, assembly programming, interrupts, and functions</li> </ul>	
<b>ECE302 Introduction to Electrical Engineering, <i>Teaching Assistant</i></b>	Fall 2017
The University of Texas at Austin	Austin, TX
<ul style="list-style-type: none"> <li>• Graded assignments and led lab sections for introductory circuits course</li> <li>• Topics include soldering, voltage division, diodes, equivalent circuits, and operation amplifiers</li> </ul>	

## SERVICE

Board Member, Graduate ECE (GREECE), UT Austin	2024 - Present
Graduate Student Peer Mentor, ECE Partner Program, UT Austin	2021 - Present
First-Year Facilitator, First Year Experience Office, UT Austin	2021 - Present
First-Year Mentor, First Year Experience Office, UT Austin	2017 - 2020

## AWARDS

Qualcomm Innovation Fellowship	2023 - 2024
Virginia & Ernest Cockrell Jr. Fellowship in Engineering	2020 - 2024

## SKILLS

**Languages:** C/C++, Python, CUDA, System Verilog, Assembly, Java  
**Software:** VIM, Git, Gem5, SST, CACTI, Verilator, Intel PIN, Vivado, Keil, LLVM