MATTHEW BARONDEAU

(979) 204-6435 \diamond mebarondeau@utexas.edu https://matthewbarondeau.github.io/

\mathbf{E}

| Ph.D. Electrical and Computer Engineering | 05/2027 |
|--|--|
| The University of Texas at Austin; Advisor: Andreas Gerstlauer | 33/ 232 |
| M.S. Electrical and Computer Engineering The University of Texas at Austin; GPA 3.88 | 12/2022 |
| B.S. Electrical and Computer Engineering The University of Texas at Austin; GPA 3.75 | 05/2020 |
| WORK EXPERIENCE | |
| The University of Texas at Austin Graduate Research Assistant | 08/2020 - Present Austin, TX |
| Investigated light-weight multithreading microarchitecture for memory-intensive workloads Developed dataset for ML-based proactive management for heterogeneous MPSoCs | |
| Nvidia Reliability and Safety Architecture Intern • Performed analysis and injected faults to improve data center resiliency and automotive safety • Automated process to be chip agnostic for future exploration | 05/2024 - 08/2024 Santa Clara, CA |
| Nvidia GPU Architecture Intern Enhanced the L2 standalone simulator to simulate inter-slice communication Designed and optimized a GPU L2 metadata prefetcher | 05/2022 - 08/2022 Austin, TX |
| Tactical Computing Labs Research Engineer I • Quantified the component overhead in SST and developed a performance monitoring tool • Implemented locality optimization for accelerator thread migration, leading to a data movement research. | 05/2021 - 08/2021 Austin, TX |
| Arm CPU Performance Intern • Established a correlation between RTL and performance simulator replacement policy behavior • Detected and rectified bugs related to the eviction process of the cache replacement policy | 05/2020 - 08/2020 Austin, TX |
| Lockheed Martin Missiles & Fire Control Electrical Engineering Intern • Engineered a high-current power supply controller • Conducted comprehensive testing and characterization of a fiber communication circuit | 06/2019 - 08/2019 Grand Prairie, TX |
| Applied Research Labs Student Technician • Wrote RTL module to enable DMA playback of GPS data on Xilinx Virtex 7 FPGA • Replicated analog front-end attenuation experiment to characterize system noise | 05/2018 - 08/2018 Austin, TX |
| SKILLS | |
| Languages: C/C++, Python, Perl, CUDA, SystemVerilog, Assembly, HTML, CSS | |

AWARDS

| Texas ECE Graduate Leadership Award | 2024 |
|--|-------------|
| Qualcomm Innovation Fellowship | 2023 - 2024 |
| Virginia & Ernest Cockrell Jr. Fellowship in Engineering | 2020 - 2024 |

Topics: Parallel computer architecture, Memory system design, Resilient computing