
# FPGA Synthesizer

Nihal Hossain, Matthew Petrin, Ahmed Abuharthieh

# What are we doing?

- The purpose of this project is to utilize some fundamental digital logic and VHDL concepts learned in this course to develop an FPGA Synthesizer.
- The board takes inputs from the user via a PMOD Keypad and plays back a signed 16-bit triangle wave in the corresponding pitch


$$(1 = C5, 2 = C#5, 3 = D5, etc.)$$



# What is a Synthesizer?

A synthesizer is an electronic instrument that uses digital or audio processing to produce audio. The use of this instrument is based on its ability to artificially reproduce other instruments sounds and produce it on its own. Synthesizers are able to produce sounds by stacking different wave types on one another. Then low pass and high pass filters are utilized to extract the high and low frequencies and play those sounds.

# **Block Diagram**



#### VHDL Architecture

- Playable notes defined as constant unsigned vectors
- Interfaces and wave generator as components
- Internal signals to be assigned to component ports

```
-- Signals passed to keypad ------
73
        signal kpd cnt : std logic vector(20 downto 0);
74
        signal kpd clk : std logic;
75
        signal kpd hit : std logic;
76
        signal kpd val : std logic vector (3 downto 0);
78
        -- Signals passed to tone
79
        signal ton clk : std logic;
80
        signal ton note : unsigned (13 downto 0);
81
        signal ton wave : unsigned (2 downto 0);
82
83
        -- Signals passed to DAC -----
84
        signal dac cnt : unsigned (19 downto 0) := (others => '0');
85
        signal dac 1 load : std logic;
86
        signal dac r load : std logic;
87
        signal dac data : signed (15 downto 0);
88
        signal dac clk : std logic;
89
```

```
21 -- Piano architecture definition --
22 @ architecture Behavioral of piano is
24
         constant NOTE NULL: unsigned (13 downto 0) := to unsigned (0, 14); -- 0 Hz wave
         constant NOTE 01 : unsigned (13 downto 0) := to unsigned (351, 14); -- C
26
         constant NOTE 02 : unsigned (13 downto 0) := to unsigned (372, 14); -- C#
27
         constant NOTE 03 : unsigned (13 downto 0) := to unsigned (394, 14); -- D
28
         constant NOTE 04 : unsigned (13 downto 0) := to unsigned (418, 14); -- Eb
         constant NOTE 05: unsigned (13 downto 0) := to unsigned (442, 14); -- E
30
         constant NOTE 06: unsigned (13 downto 0) := to unsigned (469, 14); -- F
31
         constant NOTE 07: unsigned (13 downto 0) := to unsigned (497, 14); -- F#
32
         constant NOTE 08 : unsigned (13 downto 0) := to unsigned (526, 14); -- G
33
         constant NOTE 09: unsigned (13 downto 0) := to unsigned (557, 14); -- G#
34
         constant NOTE_10 : unsigned (13 downto 0) := to_unsigned (591, 14); -- A
35
         constant NOTE_11 : unsigned (13 downto 0) := to_unsigned (626, 14); -- Bb
36
         constant NOTE_12 : unsigned (13 downto 0) := to_unsigned (663, 14); -- B
37
         constant NOTE 13 : unsigned (13 downto 0) := to unsigned (702, 14); -- B
38
         -- http://www.sengpielaudio.com/calculator-notenames.htm (units of 0.745 Hz)
         -- Keypad component definition
41 ⊖
         component kpd interface is
42
            port (
                 clk : in std logic;
                row : in std logic vector (4 downto 1);
                 col : out std logic vector (4 downto 1) :
                 val : out std logic vector (3 downto 0);
47
                 hit : out std logic
48
            );
49 0
         end component;
50
52 🖨
         component tone generator is
54
                 clk : in std logic;
                 note: in unsigned (13 downto 0);
56
                 data: out signed (15 downto 0)
57
            );
58 A
         end component;
59
60
         -- DAC component definition ---
61 🖨
         component dac interface is
62
63
                 clk : in std logic;
64
                1 load : in std logic;
65
                 r load : in std logic;
66
                 1 data : in signed (15 downto 0);
67
                r_data : in signed (15 downto 0);
68
                 data : out std logic
69
            );
         end component:
```

### Architecture

#### Keypad Interface:

- Provides input that holds column low
- Button press holds a row low
- Board reports low button given column

#### DAC Interface:

- Loads data into DAC serially
- Receives clock signals for master clock and left-right clock
- DAC determines serial clock automatically

#### **Tone Generator**

- Receives frequency at 1.33x desired frequency
- Outputs signed triangle wave approximating sine wave

#### VHDL Models

#### Behavioral:

- Checks if a key is pressed and which key is pressed
- Assigns note signal the correct constant frequency
- Assigns 0 Hz triangle wave if no key is pressed

```
-- Keypad switch statement -----
          kpd proc : process (kpd hit, kpd val, clk 50MHz)
          begin
154 ⊖
              if kpd hit = '1' then
                  case kpd val is
                      when X"1" =>
                      ton note <= NOTE 01;
                      when X"2" =>
                      ton_note <= NOTE_02;
                      when X"3" =>
                      ton note <= NOTE 03;
                      when X"A" =>
                      ton note <= NOTE 04;
164 🖨
                      when X"4" =>
                      ton note <= NOTE 05;
                      when X"5" =>
167 A
                      ton note <= NOTE 06;
                      when X"6" =>
                      ton note <= NOTE 07;
                      when X"B" =>
                      ton_note <= NOTE_08;
                      when X"7" =>
                      ton note <= NOTE 09;
174 0
                      when X"8" =>
                      ton note <= NOTE 10;
176 🖯
                      when X"9" =>
177 A
                      ton note <= NOTE 11:
                      when X"C" =>
                      ton note <= NOTE 12;
                      when X"0" =>
                      ton note <= NOTE 13;
                      when others =>
                      ton note <= NOTE NULL;
184 ⊕
                  end case;
185
186
                  else
187
                      ton note <= NOTE NULL;
              end if:
          end process;
190 end Behavioral;
```

#### Clock Problems

- We use values for the DAC interface and wave generator calculated for a 50 MHz clock
- This has no effect on the DAC, because the DAC operates on clock ratios (both doubled)
- However, our notes are produced one octave higher than expected based on inputs

LRCK (kHz)	MCLK (MHz)									
	64x	96x	128x	192x	256x	384x	512x	768x	1024x	1152x
32	-	-	-	-	8.1920	12.2880	-	-	32.7680	36.8640
44.1	-	-	-	-	11.2896	16.9344	22.5792	33.8680	45.1580	-
48	-	-	-	-	12.2880	18.4320	24.5760	36.8640	49.1520	-
64	-	-	8.1920	12.2880	-	150	32.7680	49.1520	-	-
88.2	-	-	11.2896	16.9344	22.5792	33.8680	-	_	_	_
96	-	-	12.2880	18.4320	24.5760	36.8640	-	-	-	-
128	8.1920	12.2880	-	-	32.7680	49.1520	-	-	-	-
176.4	11.2896	16.9344	22.5792	33.8680	-	-	-	-	-	-
192	12.2880	18.4320	24.5760	36.8640	-	- 0	-	-	-	-
Mode	QSM				DSM		SSM			

Table 1. Common Clock Frequencies

```
-- Clocks created by counter signals

ton_clk <= dac_cnt(9);
dac_clk <= dac_cnt(4);
kpd_clk <= kpd_cnt(15);


-- DAC clock assignments -----
dac_mclk <= NOT dac_cnt(1);
dac_lrck <= ton_clk;
dac_sclk <= dac_clk;
```

## VHDL Component Reuse

Hardware clock is used to increment both the DAC and keypad counters

```
107
           dac cnt <= dac cnt + 1;
108
               kpd_cnt <= kpd_cnt + 1;
109 🖨
             end if:
110 🗇
        end process;
111
112
         -- Clocks created by counter signals
113 !
      ton clk <= dac cnt(9);
114
        dac clk <= dac cnt(4);
115 '
        kpd clk <= kpd cnt(15);
116 !
117
         -- DAC clock assignments
118 '
         dac mclk <= NOT dac cnt(1);
       dac lrck <= ton clk;
119
120
        dac sclk <= dac clk;
```

# **VHDL** Digital Circuits



#### State Machine

- Moore State machine: The device's operation ultimately depends on the internal clock. The input alone is not enough to affect the output.
- If the clock is stopped, the machine ceases to function




Figure 2.1: Moore state machines.

Figure 2.2: Mealy state machines.

### Off Board Devices


- PmodI2S DAC
- PmodKYPD Keypad





```
# Clock signal
    create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports {clk 50MHz}];
    set property -dict { PACKAGE PIN E3 IOSTANDARD LVCMOS33 } [get ports {clk 50MHz}]
    # PMOD Header JA
    set property -dict { PACKAGE PIN C17 IOSTANDARD LVCMOS33 } [get ports { kpd col[4] }]; #IO L20N T3 A19 15 Sch=ja[1]
    set property -dict { PACKAGE PIN D18 IOSTANDARD LVCMOS33 } [get ports { kpd col[3] }]; #IO L21N T3 DQS A18 15 Sch=ja[2]
    set property -dict { PACKAGE PIN E18 IOSTANDARD LVCMOS33 } [get ports { kpd col[2] }]; #IO L21P T3 DQS 15 Sch=ja[3]
    set property -dict { PACKAGE PIN G17 IOSTANDARD LVCMOS33 } [get ports { kpd_col[1] }]; #IO L18N T2 A23 15 Sch=ja[4]
    set property -dict { PACKAGE PIN D17 IOSTANDARD LVCMOS33 } [get ports { kpd row[4] }]; #IO L16N T2 A27 15 Sch=ja[7]
    set property -dict { PACKAGE PIN E17 IOSTANDARD LVCMOS33 }
                                                               [get ports { kpd row[3] }]; #IO L16P T2 A28 15 Sch=ja[8]
    set property -dict { PACKAGE PIN F18 IOSTANDARD LVCMOS33 }
                                                               [get ports { kpd row[2] }]; #IO L22N T3 A16 15 Sch=ja[9]
    set property -dict { PACKAGE PIN G18 IOSTANDARD LVCMOS33 } [get ports { kpd row[1] }]; #IO L22P T3 A17 15 Sch=ja[10]
14
15 # PMOD Header JB
    set property -dict { PACKAGE PIN F16 IOSTANDARD LVCMOS33 } [get ports { dac lrck }]; #IO L21N T3 DQS A18 15 Sch=ja[2]
    set property -dict { PACKAGE PIN G16 IOSTANDARD LVCMOS33 } [get ports { dac sclk }]; #IO L21P T3 DQS 15 Sch=ja[3]
    set property -dict { PACKAGE PIN H14 IOSTANDARD LVCMOS33 } [get ports { dac sdin }]; #IO L18N T2 A23 15 Sch=ja[4]
    set property -dict { PACKAGE PIN D14 IOSTANDARD LVCMOS33 } [get ports { dac mclk }]; #IO L20N T3 A19 15 Sch=ja[1]
```

**Testing and Demonstration** 





# Potential Extensions/Improvements

- The synth could be expanded to include multiple types of sound waves, allowing for the creation of a variety of different sounds
- An additional "Octave Position" state could be added to make the device capable of playing notes in a wider range
- A real midi keyboard could potentially be used instead of the PMOD keypad to allow for more natural playing



