Matthew Liu Lab Report 8 ECE 2031 L09 13 March 2019

```
; Lab8 PRELAB.ASM implements D = (A AND B) XOR C
; Lab 8 SCOMP and I/O Disassembly Lab,
LAB8 PRELAB.asm/mif file
; Altera Memory Initialization File (MIF) for
Pre-lab
; Matthew Liu
; ECE2031 L09
; 13 March 2019
        ORG
               0
Start: CALL
               CALC ; Jump to CALC
subroutine
Here: JUMP
              START ; loop infinitely here
               &H010
        ORG
CALC:
                        ; CALC Subroutine
        LOAD
       AND
               В
        XOR
                С
        STORE
                D
        Return
        ORG
                &H0030 ;Start address 0x030
        DW
                &H00FF ;0x030
A:
                &HA5A5 ;0x031
B:
        DW
C:
        DW
                &H3300 ;0x032
                &H0000 ;0x033
D:
        DW
```

Figure 1. Lab_Prelab.asm assembly code implements the D = (A AND B) XOR C logic through the CALC subroutine (functions from SCOMP VHDL file). The code tests the validity of the results from using the Jump function to executes a subroutine and also tests other functions included in the code. The assembly file is compiled by SCASM to generate a MIF file readable by SCOMP.

```
-- Lab8 PRELAB.mif
-- Lab 8 SCOMP and I/O Disassembly Lab
-- Altera Memory Initialization File (MIF) for Pre-lab 8
-- Implements D = (A AND B) XOR C
-- Matthew Liu
-- ECE2031 L09
-- 13 March 2019
DEPTH = 1024;
WIDTH = 16;
ADDRESS RADIX = HEX;
DATA RADIX = HEX;
CONTENT
 BEGIN
  [000..3FF] : 0000; -- Default to NOP
         000: 4010; -- Start: CALL CALC; Jump to CALC subroutine
         001 : 1400; -- Here: JUMP START ; loop infinitely here
         010 : 0430; -- CALC: LOAD A ;CALC Subroutine
         011 : 2431; -- AND B
         012 : 2C32; --
                           XOR
                                  С
         013 : 0833; --
                           STORE D
         014 : 4400; -- Return
         030 : 00FF; -- A: DW
                                      &H00FF ;0x030
         031 : A5A5; -- B:
032 : 3300; -- C:
                             DW
DW
                                      &HA5A5 ;0x031
                                      &H3300 ;0x032
         033 : 0000; -- D: DW &H0000 ;0x033
 END;
```

Figure 2. Lab_Prelab.mif is generated by assembly code implementing the D = (A AND B) XOR C logic through the CALC subroutine (functions from SCOMP VHDL file). The code tests the validity of the results from using the Jump function to execute a subroutine and also tests other functions included in the code. The assembly file was compiled by SCASM and readable by SCOMP.




Figure 3. Quartus simulation of Lab8__PRELAB.ASM implements the CALC subroutine on the Simple Computer, D = (A and B) and C, and utilizes states/functions defined in VHDL file. Key[0] is the active-low reset, and SCOMP clock is generated from Clock_50. The expected value of MAR:&H010 at the end returns back to beginning of the CALC subroutine).




Figure 4. TOP_SCOMP.BDF with connected clock signal, and cropped to area with the PLL and SCOMP. The 50 MHz clock generates the SCOMP clock through the PLL which is the input into SCOMP. When compiled with the SCOMP.VHD file and programmed to DE2 board, the schematic generates signals to the board based on pin assignments. The BDF schematic "controls" switches, timer, seven segment displays, and LEDs.

```
; Lab8 Step7.ASM
; Lab 8 SCOMP and I/O Disassembly Lab, LAB8 Step7.asm file
; Implements Flow Chart 8.18
; Output: Write INDATA (left shifted 1 bit) value to LEDS and 7 segment
displays
; Matthew Liu
; ECE2031 L09
; 13 March 2019
                   &H000 ;Begin Program
           ORG
; flow chart fig 8.18
; display the value for slide switches for two seconds,
; and then shift up one bit every two seconds
           IN SWITCHES
                           ; 1. Read Slide Switches
Start:
           STORE
                   INDATA
                             ; 2. Store as "INDATA"
Loop:
           LOAD
                   INDATA
           OUT
                   LEDS
                             ; 1. Write INDATA value to the LEDs
                   SEVENSEG ; 2. Write INDATA to 7 segment displays
           OUT
           SHIFT 1
                             ; 3. Left Shift INDATA one bit
           STORE
                   INDATA
                                 ; Replace the value
                   TIMER
                                  ;Reset Timer (to 0)
           OUT
Loop2:
           IN
                   TIMER
                              ; Read timer
           ADDI
                   -20
                              ; if two seconds elapsed then (Timer - 20) >= 0
           JPOS
                   Loop
                              ; Jump back to Loop if two second elapsed
(positive or neg)
           JZERO Loop
           JNEG
                   Loop2
                              ; return back to timer if less than 2 seconds
           ORG
                   &H020
                                 ;store data starting at x020
INDATA:
           DW
                   0000H&
SWITCHES: EQU
                   00H&
                              ; EQU Statements from fig 8.17
           EQU
                   &H01
LEDS:
           EQU
                   &H02
TIMER:
SEVENSEG: EQU
                   &H04
```

Figure 5. Lab8_Step7 assembly file implements figure 8.18 of the lab manual. It displays left shifted data on LEDs and the seven segment display based on inputs from slide switches and the timer. The purpose of the code is to provide test code for newly written I/O functions in SCOMP.vhd by checking outputs from the DE2 board. The assembly file is compiled by SCASM to generate a mif file for SCOMP.

```
-- Lab8 Step7.mif
-- Lab 8 SCOMP and I/O Disassembly Lab, LAB8_Step7.mif file
-- Altera Memory Initialization File (MIF)
-- Implements Flow Chart 8.18
-- Write INDATA (left shifted 1 bit) value to LEDS and 7 segment displays
-- Matthew Liu
-- ECE2031 L09
-- 13 March 2019
DEPTH = 1024;
WIDTH = 16;
ADDRESS RADIX = HEX;
DATA RADIX = HEX;
CONTENT
 BEGIN
   [000..3FF] : 0000; -- Default to NOP
          000 : 4800; -- Start: IN
                                          SWITCHES; 1. Read Slide Switches
          001 : 0820; --
                                                  ; 2. Store as "INDATA"
                                 STORE
                                          INDATA
          002 : 0420; -- Loop:
                                 LOAD
                                          INDATA
          003 : 4C01; --
                                  OUT
                                          LEDS
                 ; 1. Write INDATA value to the LEDs
          004: 4004; --
                                   OUT
                                          SEVENSEG
                 ; 2. Write INDATA to 7 segment displays
          005 : 3001; --
                                   SHIFT
                 ; 3. Left Shift INDATA one bit
          006: 0820; --
                                  STORE
                                          INDATA ; Replace the value
          007 : 4C02; --
                                          TIMER ; Reset Timer (to 0)
                                  OUT
          008 : 4802; -- Loop2: IN
                                          TIMER
                                                  ; Read timer
          009 : 37EC; --
                                   ADDI
                                          -20
                 ; if two seconds elapsed then (Timer - 20) >= 0
          00A : 1C02; --
                                   JPOS
                                           Loop
                 ; Jump back to Loop if two second elapsed (positive or neg)
          00B : 2002; --
                                   JZERO
                                           Loop
          00C : 1808; --
                                   JNEG
                                           Loop2
                 ; return back to timer if less than 2 seconds
          020 : 0000; -- INDATA:
                                     DW
                                              &H0000
 END;
```

Figure 6. Lab8_Step7 mif file implements figure 8.18 of the lab manual. It displays left shifted data on LEDs and the seven segment display based on inputs from slide switches and the timer. The purpose of the code is to provide test code for newly written I/O functions in SCOMP.vhd by checking outputs from the DE2 board. The mif file is generated by SCASM for inputting into SCOMP init_file.




Figure 7. Logic analyzer produced disassembled waveform implementing the simple computer project and assembly program based on flow chart in figure 8.18. A useful disassembly technique used in obtaining this waveform is external clocking from DE2 board. Note that the logic analyzer trigger point occurs when DATA(MDR) is 0x4800, and the expected results (as shown by white vertical line) is that this would occur during the fetching of the instruction IN.

⊕Instruc	⊕Instruc	⊕Instru	⊎Inst
OPCODE	OPERANI	ADDRES	DATA
JPOS JZERO JNEG IN ADDI JPOS JZERO JNEG IN ADDI JPOS JZERO JNEG IN ADDI IN STORE LOAD OUT SHIFT STORE OUT SHIFT STORE OUT JPOS JZERO JNEG IN ADDI JPOS JZERO JNEG IN ADDI JPOS JZERO JNEG JPOS JZERO JNEG JPOS JZERO JNEG JPOS JZERO JNEG	0002 0002 0008 0002 0002 0002 0002 0002	00A 00B 00C 008 009 00A 00B 00C 00B 00C 00B 00C 00B 00C 00C	1C02 2002 1808 4802 37EC 1C02 2002 1808 4802 37EC 1C02 2002 1808 4800 0420 0420 4C01 4C04 3001 0820 4C02 4802 37EC 1C02 2002 1808 4802 37EC

Figure 8. Logic analyzer produced disassembled list (filtered with Fetch = 1) implementing the simple computer project and assembly program based on flow chart in figure 8.18. A useful disassembly technique used in obtaining this waveform is external clocking from DE2 board. Note that the logic analyzer trigger point occurs when DATA(MDR) is 0x4800, and the expected results (as shown by blue horizontal line) is that this would occur during the fetching of the instruction IN.

APPENDIX A LAB 8 SCOMP VHDL IMPLEMENTATION

```
-- scomp.vhd (final version)
-- Lab 8 SCOMP/ I/O Disassembly Lab
-- VHDL File for implementing functions and hardware of SCOMP
-- Includes: CALL, RETURN, IN, OUT, SHIFT functions needed in Lab 8
-- Matthew Liu
-- ECE2031 L09
-- 7 March 2019
LIBRARY IEEE;
LIBRARY ALTERA MF;
LIBRARY LPM;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE ALTERA MF.ALTERA MF COMPONENTS.ALL;
USE LPM.LPM COMPONENTS.ALL;
ENTITY SCOMP IS
  PORT (
    CLOCK : IN
                     STD LOGIC;
    RESETN : IN
                     STD LOGIC;
    PC_OUT : OUT STD_LOGIC_VECTOR( 9 DOWNTO 0);
AC_OUT : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
    MDR OUT : OUT STD LOGIC VECTOR (15 DOWNTO 0);
    MAR OUT : OUT
                     STD LOGIC VECTOR ( 9 DOWNTO 0);
    MW OUT : OUT
                      STD LOGIC;
    FETCH OUT: OUT
                      STD LOGIC;
    IO WRITE : OUT
                      STD LOGIC;
    IO CYCLE : OUT
                      STD_LOGIC;
    IO_ADDR : OUT    STD_LOGIC_VECTOR( 7 DOWNTO 0);
    IO DATA : INOUT STD_LOGIC_VECTOR (15 DOWNTO 0)
  );
END SCOMP;
ARCHITECTURE a OF SCOMP IS
  TYPE STATE TYPE IS (
    RESET PC,
    FETCH,
    DECODE,
    EX LOAD,
    EX STORE,
    EX STORE2,
    EX ADD,
    EX JUMP,
    EX AND,
    EX SUB,
    EX JNEG,
    EX JPOS,
    EX JZERO,
    EX OR,
    EX XOR,
    EX ADDI.
    EX SHIFT,
                -- Lab 8
               -- Lab 8
    EX CALL,
    EX RETURN, -- Lab 8
```

```
-- Lab 8
    EX IN,
              -- Lab 8
   EX OUT,
   EX OUT2
  );
  SIGNAL STATE : STATE_TYPE;
  SIGNAL AC : STD_LOGIC_VECTOR(15 DOWNTO 0);
                : STD LOGIC VECTOR (15 DOWNTO 0);
  SIGNAL IR
 SIGNAL IR : STD_LOGIC_VECTOR(15 DOWNTO 0);
SIGNAL PC : STD_LOGIC_VECTOR(9 DOWNTO 0);
  SIGNAL MEM ADDR : STD LOGIC VECTOR (9 DOWNTO 0);
  SIGNAL MW : STD LOGIC;
  SIGNAL AC SHIFTED : STD LOGIC VECTOR (15 DOWNTO 0);
  SIGNAL PC STACK : STD LOGIC VECTOR (9 DOWNTO 0);
  SIGNAL IO WRITE INT: STD LOGIC;
  BEGIN
    -- Use LPM BUSTRI fucntion to drive I/O bus (Lab 8 step)
   IO BUS: LPM BUSTRI
    GENERIC MAP (
       lpm width => 16
    PORT MAP (
       data => AC,
enabledt => IO_WRITE_INT,
tridata => IO_DATA
    );
    -- Use LPM CLSHIFT component for Logical Shift function (Prelab 8 step)
    SHIFTER: LPM CLSHIFT
    GENERIC MAP (
       lpm width \Rightarrow 16,
        lpm widthdist => 4,
       lpm shifttype => "LOGICAL"
    )
    PORT MAP (
       direction \Rightarrow IR(4),
       result => AC SHIFTED
    -- Use altsyncram component for unified program and data memory
    MEMORY : altsyncram
    GENERIC MAP (
    intended_device_family => "Cyclone",
    width_a => 16,
    widthad a
                   => 10,
   numwords_a => 1024,
   operation_mode
outdata_reg_a
indata_aclr_a
=> "SINGLE_PORT",
=> "UNREGISTERED",
=> "NONE",
   wrcontrol aclr a => "NONE",
    address_aclr a => "NONE",
    outdata aclr a => "NONE",
lpm hint => "ENABLE RUNTIME MOD=NO",
```

```
lpm type => "altsyncram"
    -- implementing shift
    --lpm width => 16,
    --lpm widthdist => 4,
    --lpm shifttype => "LOGICAL"
    PORT MAP (
   wren_a => MW,
clock0 => NOT(CLOCK),
    address_a => MEM_ADDR,
    data_a => AC,
    q a => MDR
    -- implementing shift
    --data => AC,
    --distance => IR(3 DOWNTO 0),
    --direction => IR(4),
--result => AC_SHIFTED
   );
    PC OUT <= PC;
   AC OUT <= AC;
   MDR OUT <= MDR;
   MAR_OUT <= MEM_ADDR;
IO_ADDR <= IR(7 DOWNTO 0);
   MW OUT <= MW;
                                           -- produce values for signal
MW OUT
    WITH STATE SELECT
     FETCH OUT <= '1' WHEN FETCH, -- produce value for signal
FETCH OUT
                   'O' WHEN OTHERS; -- FETCH OUT is high when in
Fetch State, which is prior to decode state
    WITH STATE SELECT
     MEM ADDR <= PC WHEN FETCH,
               IR (9 DOWNTO 0) WHEN OTHERS;
    --IO WRITE <= '0'; newly implemented for I/O
    WITH STATE SELECT
     IO WRITE <= '1' WHEN EX OUT2,
                '0' WHEN OTHERS;
    -- IO CYCLE <= '0'; newly implemented for I/O
    WITH STATE SELECT
     IO CYCLE <= '1' WHEN EX OUT2,
                 '1' WHEN EX IN,
                  '0' WHEN OTHERS;
    PROCESS (CLOCK, RESETN)
     BEGIN
       IF (RESETN = '0') THEN
                                  -- Active low, asynchronous reset
         STATE <= RESET PC;
       ELSIF (RISING EDGE (CLOCK)) THEN
         CASE STATE IS
           WHEN RESET PC =>
                     <= '0'; -- Clear memory write flag</pre>
                      <= "0000000000"; -- Reset PC to the beginning of</pre>
memory, address 0x000
             AC <= x"0000"; -- Clear AC register
```

```
STATE <= FETCH;
           WHEN FETCH =>
             MW <= '0';
                                       -- Clear memory write flag
             IR
                   <= MDR;
                                       -- Latch instruction into the IR
             PC.
                  <= PC + 1;
                                       -- Increment PC to next instruction
address
             IO WRITE INT <= '0';
             STATE <= DECODE;
           WHEN DECODE =>
             CASE IR (15 downto 10) IS
               WHEN "000000" =>
                                     -- No Operation (NOP)
                 STATE <= FETCH;
               WHEN "000001" =>
                                     -- LOAD
                  STATE <= EX LOAD;
               WHEN "000010" =>
                                      -- STORE
                 STATE <= EX STORE;
                WHEN "000011" =>
                                      -- ADD
                 STATE <= EX ADD;
                                      -- JUMP
               WHEN "000101" =>
                 STATE <= EX JUMP;
               WHEN "001001" =>
                                      -- AND
                 STATE <= EX AND;
               WHEN "000100" =>
                                       -- SUB
                 STATE <= EX SUB;
                WHEN "000110" =>
                                       -- JNEG
                 STATE <= EX JNEG;
                WHEN "000111" =>
                                       -- JPOS
                  STATE <= EX_JPOS;</pre>
                WHEN "001000" =>
                                       -- JZERO
                  STATE <= EX_JZERO;
                WHEN "001010" =>
                                       -- OR
                 STATE <= EX OR;
                WHEN "001011" =>
                                       -- XOR
                 STATE <= EX XOR;
                WHEN "001101" =>
                                       -- ADDI
                 STATE <= EX ADDI;
                WHEN "001100" =>
                                       -- SHIFT
                 STATE <= EX SHIFT;
                WHEN "010000" =>
                                       -- CALL
                  STATE <= EX CALL;
                WHEN "010001" =>
                                       -- RETURN
                  STATE <= EX RETURN;
                                                -- during IN/OUT operation
IO Cycle goes High
                WHEN "010010" =>
                                       -- IN
                 STATE <= EX IN;
                  --IO CYCLE <= '1';
                WHEN "010011" =>
                                       -- OUT
                 IO WRITE INT <= '1';
                 STATE <= EX OUT;
                  --IO CYCLE <= '1';
                WHEN OTHERS =>
                 STATE <= FETCH; -- Invalid opcodes default to NOP
              END CASE;
```

```
WHEN EX LOAD =>
                           -- Latch data from MDR (memory
            AC <= MDR;
contents) to AC
             STATE <= FETCH;
           WHEN EX STORE =>
             MW <= '1';
                                     -- Raise MW to write AC to MEM
             STATE <= EX STORE2;
           WHEN EX STORE2 =>
                                     -- Drop MW to end write cycle
             MW <= '0';
             STATE <= FETCH;
           WHEN EX ADD =>
            AC <= AC + MDR;
             STATE <= FETCH;
           WHEN EX JUMP =>
            PC <= IR(9 DOWNTO 0);
             STATE <= FETCH;
           WHEN EX AND =>
            AC <= AC AND MDR;
             STATE <= FETCH;
           WHEN EX SUB =>
            AC \leftarrow AC - MDR;
             STATE <= FETCH;
           WHEN EX JNEG =>
             if (AC(15) = '1') then -- AND AC < 1?
              PC <= IR(9 DOWNTO 0);
             end if;
             STATE <= FETCH;
           WHEN EX JPOS =>
             if (AC(15) = '0' \text{ AND } AC /= x"0000") then
              PC <= IR(9 DOWNTO 0);
             end if;
             STATE <= FETCH;
           WHEN EX JZERO =>
             if AC = x"0000" then
              PC <= IR(9 DOWNTO 0);
             end if;
             STATE <= FETCH;
           WHEN EX OR =>
             AC <= AC OR MDR;
             STATE <= FETCH;
           WHEN EX XOR =>
             AC <= AC XOR MDR;
             STATE <= FETCH;
           WHEN EX ADDI=>
```

```
AC \leftarrow AC + (IR(9) & IR(9) & IR(9) & IR(9) & IR(9) & IR(9) &
IR(9 DOWNTO 0));
             STATE <= FETCH;
           WHEN EX SHIFT=>
            AC <= AC SHIFTED;
             STATE <= FETCH;
           WHEN EX CALL =>
             PC STACK <= PC;
             PC <= IR(9 DOWNTO 0);
             STATE <= FETCH;
           WHEN EX RETURN =>
             PC <= PC_STACK;</pre>
             STATE <= FETCH;
           WHEN EX IN =>
            AC <= IO DATA;
                               -- IO WRITE remains low, data latched
as IO CYCLE goes low
             STATE <= FETCH;
           WHEN EX OUT =>
              STATE <= EX OUT2;
           WHEN EX OUT2 =>
             IO WRITE INT <= '0';
             STATE <= FETCH;
           WHEN OTHERS =>
             STATE <= FETCH;
                               -- If an invalid state is reached,
return to FETCH
         END CASE;
       END IF;
     END PROCESS;
 END a;
```