
# Matthew Loden

ECEN 474


Lab 09: Miller Operational Amplifier

## Schematic:



# Pre-Layout Data:


# Av0:




Acm: -8.425dB Pole 1: 2.23MHz Adm: 41.404dB Pole 2 ~~ 25MHz

CMRR: 49.829dB GBW: 92.33MHz Phase Margin  $\sim 40^{\circ}$ 

#### Power Consumed: 550uW




#### Slew Rate:





#### PSRR+:







### PSRR-:






## Layout:






#### DRC:




There is a weird error being thrown by the Capacitor and the MT touching FT/FTBAR

#### LVS:



Post Layout Simulation Data:


Av0:




CMRR: 48.806dB GBW: 102.31MHz Phase Margin ~~ 38.6°

Power Consumed 506.4uW


Slew Rate:



#### PSRR+:




### PSRR-:




# Monte Carlo Analysis:


### Av0:




### Bandwidth:



#### Gain Bandwidth:



#### Phase Margin:



The Values obtained from the Monte Carlo results were somewhat similar to what was estimated in the pre and post layout simulations. The gain and bandwidth values were very similar and were very similar to spec requirements. The main difference came from the phase margin being much lower than spec called for. The phase margin requirement was 45° however the simulation data with the math from the lab manual found it to be closer to 40°. This is in contrast to the value determined by the Monte Carlo analysis which determined the value was much closer to 20°.