
Matthew Loden

ECEN 474 – 502


Lab 3: Layout Design Techniques

Current Mirror:


Schematic:




Layout:



DRC Check Pass No Errors:



LVS Check Pass:



LVS Relevant Text:

######	+#######	###	###	###	###	####	#########	######	#########
##									##
##	СА	L	Ι	В	R	Е	SYST	ГЕМ	##
##									##
##		L	٧	S		R E	PORT		##
##									##
######	:#######	###	###	###	###	####	########	:######	""""""

REPORT FILE NAME: CurrentMirror.lvs.report

LAYOUT NAME: /home/ugrads/m/matthewloden/CAL/CurrentMirror.sp ('CurrentMirror')
SOURCE NAME: /home/ugrads/m/matthewloden/CAL/CurrentMirror.src.net ('CurrentMirror')

RULE FILE: /home/ugrads/m/matthewloden/CAL/_cmhv7sf.lvs.cal_

CREATION TIME: Thu Oct 7 20:29:23 2021

CURRENT DIRECTORY: /home/ugrads/m/matthewloden/CAL

USER NAME: matthewloden

CALIBRE VERSION: v2020.1_17.9 Fri Jan 3 14:53:07 PST 2020

OVERALL COMPARISON RESULTS


CELL SUMMARY

Result Layout Source


CORRECT CurrentMirror CurrentMirror

Capacitor Work


Schematic:




Layout:



DRC Check Pass:



LVS Check Pass:



LVS Relevant Text:

CALIBRE SYSTEM ## ## ## ## LVS REPORT ##

REPORT FILE NAME: Capacitors.lvs.report

/home/ugrads/m/matthewloden/CAL/Capacitors.sp ('Capacitors') LAYOUT NAME:

/home/ugrads/m/matthewloden/LVS/Capacitors.netlist.lvs ('Capacitors')
/home/ugrads/m/matthewloden/CAL/_cmhv7sf.lvs.cal_ SOURCE NAME:

RULE FILE:

CREATION TIME: Thu Oct 7 20:16:16 2021

/home/ugrads/m/matthewloden/CAL CURRENT DIRECTORY:

USER NAME: matthewloden

CALIBRE VERSION: v2020.1_17.9 Fri Jan 3 14:53:07 PST 2020

OVERALL COMPARISON RESULTS


CORRECT # # #

Warning: Ambiguity points were found and resolved arbitrarily.


CELL SUMMARY

Resistors:


Schematic:




Layout:




DRC Check Pass:



LVS:



Relevant Error LVS:



NUMBERS OF OBJECTS AFTER TRANSFORMATION

THEOGRAPHICAL SUD VARIANCE

INFORMATION AND WARNINGS
Water water water water water

Ports:	Layout 5	Source 5	Layout 0	Source	Туре
Nets:	7	7	2	2	
Instances:	4	4	2	0	R(oprppres)
Total Inst:	4	4	2	0	

* = Number of objects in layout different from number in source.

o Statistics:

8 series layout resistors were reduced to 2. 6 connecting nets were deleted. 8 series source resistors were reduced to 2. 6 connecting nets were deleted.

o Initial Correspondence Points:

Ports: sub! RP2 RP1 RN2 RN1

REPORT FILE NAME: Resistors.lvs.report

LAYOUT NAME: /home/ugrads/m/matthewloden/CAL/Resistors.sp ('Resistors')

SOURCE NAME: /home/ugrads/m/matthewloden/LVS/Resistors.netlist.lvs ('Resistors')

RULE FILE: /home/ugrads/m/matthewloden/CAL/_cmhv7sf.lvs.cal_

CREATION TIME: Thu Oct 7 21:11:24 2021

CURRENT DIRECTORY: /home/ugrads/m/matthewloden/CAL

USER NAME: matthewloden

CALIBRE VERSION: v2020.1 17.9 Fri Jan 3 14:53:07 PST 2020

OVERALL COMPARISON RESULTS

Error: Different numbers of instances.

Error: Connectivity errors.

My resistor layout and resultant LVS check did not complete and correctly identify that they were the same information. The main problem I could determine was that the system did not know what to do with my "dummy" resistors I placed on the sides of my device. It is my opinion that these errors came only from these dummy resistors. I'm not sure what I could have done to change the outcome of this problem.