

Matthew Loden


ECEN 474

Lab 07 – Characterization of Inverters


Relevant Data for all values found at end of report.

Current Mirror Load Information:

Schematic:



Dc Operation Point Curve:



Gain/Pole1/Pole2:

DRC:

Applications Places Calibre - RVE v2020.1_17.9 : CurrentMirrorLoad.drc.results

Calibre - RVE v2020.1_17.9 : CurrentMirrorLoad.drc.results

File View Highlight Tools Window Setup Help

Filter: Show Not Waived CurrentMirrorLoad, 2 Results (in 1 of 2503 Checks)

Check / Cell

- Check GRVNCAP9a
 - Cell CurrentMirrorLo

1 2

1) Check GRVNCAP9a, Cell CurrentMirrorLoad: 74-Vertex Polygon



74-Vertex Polygon. Coordinates in cell CurrentMirrorLoad

(20.93 -17.23)	(44.53 -17.23)	(44.53 -16.87)	(21.93 -16.87)	(21.93 -15.87)	(44.53 -15.87)	(44.53 -15.51)	(21.93 -15.51)	(21.93 -14.51)
(44.53 -14.15)	(21.93 -14.15)	(21.93 -13.15)	(44.53 -13.15)	(44.53 -12.79)	(21.93 -12.79)	(21.93 -11.79)	(44.53 -11.79)	(44.53 -11.43)
(21.93 -10.43)	(44.53 -10.43)	(44.53 -10.07)	(21.93 -10.07)	(21.93 -9.07)	(44.53 -9.07)	(44.53 -8.71)	(21.93 -8.71)	(21.93 -7.71)

[coordinate data truncated - displaying 30 out of 74 vertices]


Rule File Pathname: /home/ugrads/m/matthewloden/CAL/_cmhv7sf.drc.cal
(Mx intersect VNCAP_Mx) not over VNCAP_N(x+1) touching Vx not allowed
x = 1,2,3,4,5
VNCAP_MT touching FT/FTBAR not allowed

LVS:




PostLayout Information:

DcOp:




Av/Pole1/Pole2:




CMOS Inverter Information:

Schematic:




Dc Operation Point Curve:

Gain/Pole1/Pole2:



Layout:



DRC:

The screenshot displays a Design Rule Check (DRC) tool interface. The main window has a title bar that reads "Filter: Show Not Waived" and "CMOSInverter, 2 Results (in 1 of 2503 Checks)". The left pane shows a list of checks, with "Check / Cell" and "Check GRVNCAP9a" visible. The right pane shows a large empty area. A "DRC Summary" window is open on the right, displaying a list of fields including "Execution Date/", "Calibre Version", "Rule File Pathn", "Rule File Title", "Layout System:", "Layout Path(s):", "Layout Primary", "Current Directo", "User Name:", "Maximum Results", "Maximum Result", "DRC Results Dat", "Layout Depth:", "Text Depth:", "Summary Report", and "Geometry Flaggi". The status bar at the bottom shows "Check GRVNCAP9a".

Rule File Pathname: /home/ugrads/m/matthewloden/CAL/_cmhv7sf.drc.cal_

(Mx intersect VNCAP_Mx) not over VNCAP_M(x+1) touching Vx not allowed

x = 1,2,3,4,5

VNCAP_MT touching FT/FTBAR not allowed

LVS:

```
REPORT FILE NAME:      CMOSinverter.lvs.report
LAYOUT NAME:          /home/ugrads/m/matthewloden/CAL/CMOSinverter.sp ('CMOS
SOURCE NAME:          /home/ugrads/m/matthewloden/LVS/CMOSinverter.netlist.1
RULE FILE:            /home/ugrads/m/matthewloden/CAL/_cmhv7sf.lvs.cal_
CREATION TIME:        Fri Nov 12 01:17:43 2021
CURRENT DIRECTORY:    /home/ugrads/m/matthewloden/CAL
USER NAME:            matthewloden
CALIBRE VERSION:      v2020.1_17.9    Fri Jan 3 14:53:07 PST 2020
```


OVERALL COMPARISON RESULTS

```
      #
      #
#   #
#  #
#
#####
#          #
#   CORRECT   #
#          #
#####
```


```
  _  _
 *  *
  |
 _ _/
```

PostLayout Information:

DcOp:




Av/Pole1/Pole2:




PMOS Biased Information:


Schematic:




Test Bench:




Dc Operation Point Curve:




Gain/Pole1/Pole2:



Layout:





DRC:

Filter: Show Not Waived
PMOSbiased, 2 Results (in 1 of 2503 Checks)

Check / Cell	1	2
Check GRVNCAP9a		

DRC Summary

File Edit Option

```

=====
=== CALIBRE::DF
===
Execution Date:
Calibre Versior
Rule File Pathr
Rule File Title
Layout System:
Layout Path(s):
Layout Primary
Current Directo
User Name:
Maximum Results
Maximum Result
DRC Results Dat
Layout Depth:
Text Depth:
Summary Report
Geometry Flag:

Excluded Cells:
CheckText Mapp:
Layers:
Keep Empty Chec
-----
--- RUNTIME WAF
-----

```

Rule File Pathname: /home/ugrads/w/matthewloden/CAL/_cmhv7sf.drc.cal_
(Mx intersect VNCAP_Mx) not over VNCAP_M(x+1) touching Vx not allowed
x = 1,2,3,4,5
VNCAP_MT touching FT/FTBAR not allowed

LVS:


```
REPORT FILE NAME:      PMOSbiased.lvs.report
LAYOUT NAME:          /home/ugrads/m/matthewloden/CAL/PMOSbiased.sp ('PMOSbi
SOURCE NAME:          /home/ugrads/m/matthewloden/LVS/PMOSbiased.netlist.lvs
RULE FILE:            /home/ugrads/m/matthewloden/CAL/_cmhv7sf.lvs.cal_
CREATION TIME:        Fri Nov 12 02:16:13 2021
CURRENT DIRECTORY:    /home/ugrads/m/matthewloden/CAL
USER NAME:            matthewloden
CALIBRE VERSION:      v2020.1_17.9      Fri Jan 3 14:53:07 PST 2020
```

```


      #
      #
#    #
#  #
#
#
#####
#
#  CORRECT  #
#
#####

```

DcOp:




Av/Pole1/Pole2:




CMOS Biased Information:


Schematic:




Test Bench:




Dc Operation Point Curve:




Gain/Pole1/Pole2:



Layout:





DRC:

Filter: Show Not Waived | NMOSbiased, 1 Result (in 1 of 2503 Checks)

Check / Cell
Check GRVNCAP9a 1

DRC Summary Report - NMOSbiased.drc.summary

File Edit Options Windows

==== CALIBRE::DRC-H SUMMARY REPORT
====
Execution Date/Time: Fri Nov 12 02:49:01 2021
Calibre Version: v2020.1_17.9 Fri Jan 3 14:53:07 PST 2020
Rule File Pathname: /home/ugrads/m/matthewloden/CAL/_cmhv7sf.drc.cal_
Rule File Title:
Layout System: GDS
Layout Path(s): NMOSbiased.calibre.db
Layout Primary Cell: NMOSbiased
Current Directory: /home/ugrads/m/matthewloden/CAL
User Name: matthewloden
Maximum Results/RuleCheck: 1000
Maximum Result Vertices: 4096
DRC Results Database: NMOSbiased.drc.results (ASCII)
Layout Depth: ALL
Text Depth: PRIMARY
Summary Report File: NMOSbiased.drc.summary (REPLACE)
Geometry Flagging: ACUTE = NO SKEW = NO ANGLED = NO OFFGRID = NO
NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO

Excluded Cells:
CheckText Mapping: COMMENT TEXT + RULE FILE INFORMATION
Layers: MEMORY-BASED
Keep Empty Checks: YES

---- RUNTIME WARNINGS


Edit Row 1 Col 1

Rule File Pathname: /home/ugrads/m/matthewloden/CAL/_cmhv7sf.drc.cal_
(Mx intersect VNCAP_Mx) not over VNCAP_M(x+1) touching Vx not allowed
x = 1,2,3,4,5
VNCAP_MT touching FT/FTBAR not allowed


Check GRVNCAP9a

LVS:

403



Av/Pole1/Pole2:



Data Discussed

Lab09, PreLayout	Av	P1	P2	GBW
Current Mirror Load	23.5165dB	60255kHz	30.690MHz	8.96MHz
CMOS Inverter	23.5165dB	602.56kHz	31.6288MHz	9.02MHz
PMOS Biased	3.206dB	1.148MHz	28.403MHz	1.66MHz
CMOS Self Biased	-1.901dB	5.888MHz	218.77MHz	4.73MHz

PostLab	Av	P1	P2	GBW
CML	20.5885dB	436.516kHz	30.4656MHz	4.6711MHz
CMOS I	23.6153dB	575.44kHz	21.3796MHz	8.709MHz
PMOS B	2.8888dB	1.1749MHz	54.9541MHz	1.638MHz
CMOS B	-769mdB	4.7863MHz	173.78MHz	4.3MHz

In this lab, many different data points were taken. Most data points met the requirements laid out in the lab manual. The major differences came in the Gain of the inverters. The unity gain values were very close to the expected values however the 30dB mark was unattainable for my designs. The Gain Bandwidth was still met due to the pole frequency being large enough to compensate for the lower gain. All pole two frequencies were three times larger than the related pole one frequency so we can safely assume all poles were stable.