

Matthew Loden


ECEN 474

474 Final Project: Operational Amplifier with Common Mode Feedback


Pre-Design Calculations/Layout Calculations

This lab asked us to create an Operational Amplifier with common mode feedback. As an undergraduate, I was provided with the circuit which would act as a two-stage gain amplifier and the common mode feedback component. The first design choices I made were in relationship to the current mirrors necessary to operate the gain stage. The gain stage needed 20uA of power to be mirrored along its length however the only input was the 50uA from the Pins. To do this, I calculated the necessary sizing and currents through a circuit mirror amplifier to meet this requirement.

My current mirror calculations are shown below:




45 m



Gain Type

0 1 1 1	1 2 2	3 3 3	D	0 1 1	0 1 1	0 1 1	0 1 1	0 1 1	0 1 1
0 1 1 1	2 2	3 3 3	D	0 1 1	0 1 1	0 1 1	0 1 1	0 1 1	0 1 1
0 1 1 1	2 2	3 3 3	6	7 D	4 4 4	5 5 5	5 5 5	5 5 5	D
0 1 1 1	2 2	3 3 3	6	7 D	4 4 4	5 5 5	5 5 5	5 5 5	D
0 1 1 1	2 2	3 3 3	6	7 D	4 4 4	5 5 5	5 5 5	5 5 5	D
0 1 1 1	2 2	3 3 3	6	7 D	4 4 4	5 5 5	5 5 5	5 5 5	D
0 1 1 1	2 2	3 3 3	6	7 D	4 4 4	5 5 5	5 5 5	5 5 5	D

CMFB Stage


$$0, 1^{\uparrow} 0, 2^{\uparrow} 2^{\uparrow} 2^{\uparrow} 2^{\uparrow} 3^{\uparrow} 3^{\uparrow} 3^{\uparrow} 3^{\uparrow} 0$$
$$D_{1,1}^{\uparrow} 2_2^{\uparrow} 2_2^{\uparrow} 1_1^{\uparrow} D^{\uparrow}$$

Zu Zu Zu

$P \uparrow 44 \uparrow 33 \uparrow 33 \uparrow 44 \uparrow D$

13MUS

NWOS

CMFB

3u


✓ 26 ger ✓

7
L D J 1 1 2 1

8pc

Д 41003 Д

Final Project 454



Stage 1

$$\frac{v_{in}}{v_i} = [r_{dsp} || r_{dsn}] g_{mp}$$

$$\frac{v_i}{v_{out}} = -[r_{dsp} || r_{dsn}] g_{mn}$$

$$\frac{v_{in}}{v_{out}} = 2 g_{mn} g_{mp} [r_{dsp} || r_{dsn}]$$

Miller cap

$$\approx 1pF$$

$$C_{m1} = C_{gd} [1 - A_{v1}]$$

$$C_{m2} = C_{gd} [1 - \frac{1}{A_{v1}}]$$

$$G_{m1} \approx 50 \mu A/V$$

$$\omega_{p1} \approx 200k Hz$$

$$\omega_{p1} = \frac{1}{C_L R_{out}}$$


$$R_{out} = [R_C + (r_{dsn} || r_{dsp})]$$

$$C_L = C_{m2}$$

ensure $\omega_{p1} \ll \omega_{pa}$
for phase margin calculations

The common mode feedback was designed next with phase margin goals. To meet phase margin, I needed to ensure that proper voltage was supplied to the amplifier stage when needed. The inner rail which was provided for us was diminishing differences in our circuit and the outer rail was amplifying the differences. Due to my output nodes being chosen to be on the same side, my amplifier was an inverting amplifier so for the common mode feedback to work, the outer rail of the circuit had to be chosen to be the feedback voltage.

My calculations for the common mode feedback are shown below:



There was some more significant toying with the numbers here as the voltage feedback would change the gain and phase margin more significantly than several other factors.

The last step of design was the resistor that needed to be replaced with a transistor setup. Using the formulas found in the notes provided, I was able to determine the sizing of the transistors. This calculation was most prone to problems however this was compensated by steadily raising the transistor values until desired differential phase margin was reached.


My resistor calculations are shown below:

Final Project

$$R = 1.877 \text{ k}\Omega$$

$$905.3 \text{ m} \quad C = 1.12 \text{ pF} \quad 1.877 \text{ k}\Omega \quad 660.6 \text{ m}$$

$$R_c = r_{ds1} = \frac{1}{\mu_n C_{ox} (W/L) V_{eff}}$$




$$\frac{\omega_1}{\omega_3} = \frac{W_6}{W_5}$$

$$R_c = \frac{(W/L)_5}{W_4} \sqrt{\frac{W_6}{W_3}}$$

$$R_c = \frac{18}{W_4} \cdot g_{m5}$$

$$g_{m5} = 3.135 \text{ m}$$

$$\therefore \frac{W_6}{W_3} = 2.5$$



Power


$$I_{VDD} = 1.653 \text{ mA}$$

$$I_{Bias} = 50 \mu\text{A}$$


$$I_{VDD} - I_{Bias} = [1.603 \text{ mA}] \cdot 1.8$$

$$\text{Power diss} = 2.8854 \text{ mW}$$


Gain Stage




DC Operation Point




Current Mirror Stage




Dc Operation Point



Common Mode Feedback Stage




Dc Operation Point




Testbenches Used

Closed Loop:




Open Loop:



Operating Analysis of Circuit:

AC Gain:




Gain: 55.9677dB

Dominant Pole: 239.88kHz


GBW Product: 128.9MHz

Slew Rate:




Slew Rate = 86.37M

Power Draw:




$$\text{Power Draw} = (1.653\text{mA} - 50\mu\text{A}) \times 1.8\text{V} = 2.8854\text{mW}$$

Differential Phase Margin:




$$\text{Differential Phase Margin} = 72^\circ$$

Common Mode Feedback Phase Margin:




Common Mode Feedback Phase Margin = 62.767°

Noise:



Noise = -168.5dB


IM3:




IM3 = 98.967dB

Design Layout

Layout:



Focused:



DRC:

Filter: Show Not Waived

opamp474, 3 Results (in 3 of 2503 Checks)

Check / Cell	R
Check GR953	1
Check GR604e_m2	1
Check GRES01	1

DRC Summary Report - opamp474.drc.summary

File Edit Options Windows

=====

=== CALIBRE::DRC-H SUMMARY REPORT

===

Execution Date/Time: Fri Dec 10 18:06:06 2021

Calibre Version: v2020.1_17.9 Fri Jan 3 14:53:07 PST 2020

Rule File Pathname: /home/ugrads/m/matthewloden/CAL/_cmhv7sf.drc.cal_

Rule File Title:

Layout System: GDS

Layout Path(s): opamp474.calibre.db

Layout Primary Cell: opamp474

Current Directory: /home/ugrads/m/matthewloden/CAL

User Name: matthewloden

Maximum Results/RuleCheck: 1000

Maximum Result Vertices: 4096

DRC Results Database: opamp474.drc.results (ASCII)

Layout Depth: ALL

Text Depth: PRIMARY

Summary Report File: opamp474.drc.summary (REPLACE)

Geometry Flagging: ACUTE = NO SKEW = NO ANGLED = NO OFFGRID = NO

NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO

Excluded Cells:

CheckText Mapping: COMMENT TEXT + RULE FILE INFORMATION

Layers: MEMORY-BASED

Keep Empty Checks: YES

--- RUNTIME WARNINGS

Edit Row 1 Col 1

Rule File Pathname: /home/ugrads/m/matthewloden/CAL/_cmhv7sf.drc.cal_
AM containing a DV shape (WB Pad) must be connected to a valid tiedown contact.

Error 2:

Check DRC...

DRC Summary Report - opamp474.drc.summary

File Edit Options Windows

=====
--- CALIBRE::DRC-H SUMMARY REPORT

Execution Date/Time: Fri Dec 10 18:06:06 2021
Calibre Version: v2020.1_17.9 Fri Jan 3 14:53:07 PST 2020
Rule File Pathname: /home/ugrads/m/matthewloden/CAL/_cmhv7sf.drc.cal_
Rule File Title:
Layout System: GDS
Layout Path(s): opamp474.calibre.db
Layout Primary Cell: opamp474
Current Directory: /home/ugrads/m/matthewloden/CAL
User Name: matthewloden
Maximum Results/RuleCheck: 1000
Maximum Result Vertices: 4096
DRC Results Database: opamp474.drc.results (ASCII)
Layout Depth: ALL
Text Depth: PRIMARY
Summary Report File: opamp474.drc.summary (REPLACE)
Geometry Flagging: ACUTE = NO SKEW = NO ANGLED = NO OFFGRID = NO
NONSIMPLE POLYGON = NO NONSIMPLE PATH = NO


Excluded Cells:
CheckText Mapping: COMMENT TEXT + RULE FILE INFORMATION
Layers: MEMORY-BASED
Keep Empty Checks: YES

--- RUNTIME WARNINGS

=====
Rule File Pathname: /home/ugrads/m/matthewloden/CAL/_cmhv7sf.drc.cal_
M2 space >= 0.80 um. ([if one M2 shape is greater than 200um2 and is not electrically connected to RX]
and [the other M2 shape (of any area) is electrically connected to RX])

Edit Row 1 Col 1

Error 3:



All three errors are expected and ignored for the purposes of this assignment.

LVS:

Calibre - RVE v2020.1.17.9 : sydb opamp474

Window Setup Help

Search

Comparison Results

Layout Cell / Type	Source Cell	Nets	Instances	Ports
opamp474	opamp474	23, 235	48, 485	8, 8

Cell opamp474 Summary (Clean)
CELL COMPARISON RESULTS (TOP LEVEL)

Warning: Unbalanced unmatched mosfets were matched.

LAYOUT CELL NAME: opamp474

SOURCE CELL NAME: opamp474

INITIAL NUMBERS OF OBJECTS

	Layout	Source	Component Type
Ports:	8	8	
Nets:	23	23	
Instances:	88	24	* MN (4 pins)
	142	30	* MP (4 pins)
	2	2	C (3 pins)
Total Inst:	232	56	

NUMBERS OF OBJECTS AFTER TRANSFORMATION

	Layout	Source	Component Type
Ports:	8	8	
Nets:	23	23	
Instances:	20	20	MN (4 pins)
	26	26	MP (4 pins)
	2	2	C (3 pins)
Total Inst:	48	48	

REPORT FILE NAME: opamp474.lvs.xpsact

LAYOUT NAME: /home/jugrads/h/nathanieloden/CAL/opamp474.sp ('opamp474')

SOURCE NAME: /home/jugrads/h/nathanieloden/LVS/opamp474.netlist.lvs ('opamp474')

ROLE FILE: /home/jugrads/h/nathanieloden/CAL/_sub74f.lvs.col

CREATION TIME: Thu Dec 9 22:50:45 2021

CURRENT DIRECTORY: /home/jugrads/h/nathanieloden/CAL

USER NAME: nathanieloden

CALIBRE VERSION: v2020.1.17.9 Fri Jan 3 14:53:07 PST 2020

OVERALL COMPARISON RESULTS

Warning: Unbalanced unmatched mosfets were matched.

CELL SUMMARY

Result	Layout	Source
CORRECT	opamp474	opamp474

LVS PARAMETERS
o LVS Setup:

LVS COMPONENT TYPE PROPERTY element

LVS COMPONENT SUBTYPE PROPERTY model

LVS PIN NAME PROPERTY pin

LVS PIN NAME PROPERTY pin

LVS POWER NAME Vcc

LVS GROUND NAME GND

LVS CELL SYMBOL

LVS RECOGNIZE GATES ALL

LVS BUILT-IN REPORT

LVS IGNORE PORTS NO

LVS CHECK PORT NAMES NO

LVS IGNORE TRIVIAL NAMED PORTS NO

LVS BUILT-IN DEVICE PIN SWAP NO

LVS ALL CAPACITOR PIN SWAPABLE NO

LVS DISCARD PINS BY DEVICE NO

LVS REPORT SUBCIRCUIT PINS NO

LVS DIRECT LOGIC YES

LVS EXPAND UNBALANCED CELLS YES

LVS FLATTEN INSIDE CELL NO

LVS EXPAND RED PROMOTIONS NO

LVS PRESERVE PARAMETERIZED CELLS NO

LVS GLOBAL AND PORTS YES

LVS REVERSE W. NO

LVS SPICE PREFER PINS NO

LVS SPICE BLANK IS SPACE YES

LVS SPICE ALLOW UNCOVERED PINS YES

LVS SPICE ALLOW UNCOVERED STRINGS NO

LVS SPICE CONDITIONAL LEO NO

LVS SPICE CELL PRESETIVE SUBCIRCUITS NO


LVS SPICE EXCLUDE CELL SOURCE NO

LVS SPICE EXCLUDE CELL LAYOUT NO

LVS SPICE IMPLIED RES AREA NO

Post Layout Simulation Data

Gain:




Gain = 56.8232dB

Dominant Pole = 97.734kHz


GBW Product = 75.43MHz

Slew Rate:




$$\text{Power} = (1.264\text{mA} - 50\text{uA}) * 1.8\text{V} = 2.1852\text{mW}$$

Differential Phase Margin:




Noise:



Noise = -167.5dB

IM3:



IM3= 98.74dB

Results Discussed

My two requirements to meet were the differential mode phase margin and the common mode feedback being above 60° . The prelab simulation data resulted in both data being above spec however the common mode margin was much closer to dropping below the margin. When the layout was created and the post layout simulations were conducted, the differential mode phase margin increased. The common mode phase margin was more difficult to calculate as it required breaking the loop somehow in a laid-out setting. It can be assumed that based on the amplifier meeting most other specs and the phase margin increasing for the differential amplifier that the common mode amplifier would similarly have robust phase margin. A basic, however undocumented, test of the common mode phase margin was conducted using a step input on the common mode input port and then a measure of the output waveform was taken. The resultant graph had negligible ripple suggesting an above 45° phase margin was well met.

The size constraints of this lab were well within margin as the total area of my device came out to be around $640\mu\text{m}$ by $420\mu\text{m}$ area. The main area of the device was taken up by the pads used as contact points however the main device sizing was much smaller.

The layout technique used was partially a common centroid method. Due to sizing of primarily the current mirror amplifier and the common mode feedback portion, the other half of the device was primarily interdigitated with endcap dummies to ensure upmost safety from parasitics.