Matthew Loden


ECEN 474


474 Final Project: Operational Amplifier with Common Mode Feedback


Pre-Design Calculations/Layout Calculations

This lab asked us to create an Operational Amplifier with common mode feedback. As an undergraduate, I was provided with the circuit which would act as a two-stage gain amplifier and the common mode feedback component. The first design choices I made were in relationship to the current mirrors necessary to operate the gain stage. The gain stage needed 20uA of power to be mirrored along its length however the only input was the 50uA from the Pins. To do this, I calculated the necessary sizing and currents through a circuit mirror amplifier to meet this requirement.

My current mirror calculations are shown below:








It should be noted that slight adjustments needed to be made here for the simulation to work as expected.


The next expectation was to create the fully differential amplifier. This required me to change how the bottom of the amplifier behaved and include another branch to make the circuit behave in a differential way. The second branch was copied over from the first and a dummy resistor was added on both sides. This resistor would later be revisited and changed into a transistor acting as a resistor. The primary change here was the removal of the diode connected Mosfets on the bottom rail and the inclusion of the voltage bias from the common mode feedback circuit.

My Gain calculations are shown below:



The common mode feedback was designed next with phase margin goals. To meet phase margin, I needed to ensure that proper voltage was supplied to the amplifier stage when needed. The inner rail which was provided for us was diminishing differences in our circuit and the outer rail was amplifying the differences. Due to my output nodes being chosen to be on the same side, my amplifier was an inverting amplifier so for the common mode feedback to work, the outer rail of the circuit had to be chosen to be the feedback voltage.


My calculations for the common mode feedback are shown below:



There was some more significant toying with the numbers here as the voltage feedback would change the gain and phase margin more significantly than several other factors.


The last step of design was the resistor that needed to be replaced with a transistor setup. Using the formulas found in the notes provided, I was able to determine the sizing of the transistors. This calculation was most prone to problems however this was compensated by steadily raising the transistor values until desired differential phase margin was reached.

My resistor calculations are shown below:




Schematic Design:


Gain Stage




DC Operation Point




Current Mirror Stage




Dc Operation Point



Common Mode Feedback Stage




Dc Operation Point




Testbenches Used

Closed Loop:




Open Loop:




Operating Analysis of Circuit:

AC Gain:




Gain: 55.9677dB Dominant Pole: 239.88kHz GBW Product: 128.9MHz

Slew Rate:




Slew Rate = 86.37M

Power Draw:




Power Draw = (1.653mA-50uA)*1.8v = 2.8854mW

Differential Phase Margin:




Differential Phase Margin = 72°

Common Mode Feedback Phase Margin:




Common Mode Feedback Phase Margin = 62.767°

Noise:



Noise = -168.5dB


IM3:




IM3 = 98.967dB

Design Layout


Layout:



Focused:




DRC:




Rule File Pathname: /home/ugrads/m/matthewloden/CAL/_cmhv7sf.drc.cal_ AM containing a DV shape (WB Pad) must be connected to a valid tiedown contact.

Error 2:




Error 3:



All three errors are expected and ignored for the purposes of this assignment.

LVS:



Post Layout Simulation Data


Gain:



Gain = 56.8232dB Dominant Pole = 97.734kHz


GBW Product = 75.43MHz

Slew Rate:



Slew Rate = 43.83M


Power Draw:



Differential Phase Margin:




Noise:



Noise = -167.5dB

IM3:



IM3 = 98.74dB

Results Discussed

My two requirements to meet were the differential mode phase margin and the common mode feedback being above 60°. The prelab simulation data resulted in both data being above spec however the common mode margin was much closer to dropping below the margin. When the layout was created and the post layout simulations were conducted, the differential mode phase margin increased. The common mode phase margin was more difficult to calculate as it required breaking the loop somehow in a laid-out setting. It can be assumed that based on the amplifier meeting most other specs and the phase margin increasing for the differential amplifier that the common mode amplifier would similarly have robust phase margin. A basic, however undocumented, test of the common mode phase margin was conducted using a step input on the common mode input port and then a measure of the output waveform was taken. The resultant graph had negligible ripple suggesting an above 45° phase margin was well met.

The size constraints of this lab were well within margin as the total area of my device came out to be around 640um by 420um area. The main area of the device was taken up by the pads used as contact points however the main device sizing was much smaller.

The layout technique used was partially a common centroid method. Due to sizing of primarily the current mirror amplifier and the common mode feedback portion, the other half of the device was primarily interdigitated with endcap dummies to ensure upmost safety from parasitics.