

Fetch Stage

Byte	0	1	2	3	4	5	6	7	8	9
rrmovq rA, D(rB)	4	0	rA	rB	D					
rrmovq D(rB), rA	5	0	rA	rB	D					

Instructions	Fetch
rrmovq rA, rB	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+10$
irmovq V, rB	$icode:ifun \leftarrow M_1[PC]$ $valC \leftarrow M_8[PC+1]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+10$
rmmovq rA, D(rB)	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valC \leftarrow M_8[PC+2]$ $valP \leftarrow PC+10$
rrmovq D(rB), rA	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valC \leftarrow M_8[PC+2]$ $valP \leftarrow PC+10$
OPq rA, rB	$icode:ifun \leftarrow M_1[PC]$ $ra:rB \leftarrow h_1[PC+1]$ $valP \leftarrow PC+2$
jXX Dest	$icode:ifun \leftarrow M_1[PC]$ $valP \leftarrow PC+9$ $valC \leftarrow M_8[PC+1]$
cmovXX rA, rB	$icode:ifun \leftarrow M_1[PC]$ $ra:rB \leftarrow h_1[PC+1]$ $valP \leftarrow PC+2$
call Dest	$icode:ifun \leftarrow M_1[PC]$ $valP \leftarrow PC+9$ $valC \leftarrow M_8[PC+1]$
ret	$icode:ifun \leftarrow M_1[PC]$ $valP \leftarrow PC+1$
pushq rA	$icode:ifun \leftarrow M_1[PC]$ $valP \leftarrow PC+2$ $rA:rB \leftarrow h_1[PC+1]$
pop rA	$icode:ifun \leftarrow M_1[PC]$ $valP \leftarrow PC+2$ $rA:rB \leftarrow h_1[PC+1]$




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Decode Stage

Byte	0	1	2	3	4	5	6	7	8	9
<code>rrmovq rA, D(rB)</code>	4	0	rA	rB	D					
<code>mrmovq D(rB), rA</code>	5	0	rA	rB	D					

Instructions	Decode
<code>rrmovq rA, rB</code>	$ValA \leftarrow R[rA]$ $ValB \leftarrow R[rB]$
<code>irmovq V, rB</code>	X
<code>rrmovq rA, D(rB)</code>	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$
<code>mrmovq D(rB), rA</code>	$valB \leftarrow R[rB]$
<code>OPq rA, rB</code>	$ValA \leftarrow R[rA]$ $ValB \leftarrow R[rB]$
<code>jXX Dest</code>	X
<code>cmovXX rA, rB</code>	$ValA \leftarrow R[rA]$ $ValB \leftarrow D$
<code>call Dest</code>	$ValB \leftarrow R[rsi]$
<code>ret</code>	$ValA \leftarrow R[rsi]$ $ValB \leftarrow R[rsi]$
<code>pushq rA</code>	$ValA \leftarrow R[rA]$ $ValB \leftarrow R[rsi]$
<code>pop rA</code>	$ValA \leftarrow R[rsi]$ $ValB \leftarrow R[rsi]$




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.



Execute Stage

Byte	0	1	2	3	4	5	6	7	8	9
irmovq rA, D(rB)	4	0	rA	rB	D					
rrmovq D(rB), rA	5	0	rA	rB	D					

Instructions	Execute
rrmovq rA, rB	$ValE \leftarrow ValD + ValC$
irmovq V, rB	$ValE \leftarrow ValB + ValC$
rrmovq rA, D(rB)	$valE \leftarrow valB + valC$
rrmovq D(rB), rA	$valE \leftarrow valB + valC$
OPq rA, rB	$ValE \leftarrow ValB \text{ OP } ValA$ Set CC
jXX Dest	$Cnd \leftarrow cnd(CC, ifm)$
cmovXX rA, rB	$ValE \leftarrow ValB + ValA$ If ! $cnd(CC, ifm) rB \in DxF$
call Dest	$ValE \leftarrow ValB + -8$
ret	$ValE \leftarrow ValB + 8$
pushq rA	$ValC \leftarrow Val + -8$
pop rA	$ValE \leftarrow ValB + 8$




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Memory Stage

Byte	0	1	2	3	4	5	6	7	8	9
<code>rrmovq rA, D(rB)</code>	4	0	rA	rB	D					
<code>rrmovq D(rB), rA</code>	5	0	rA	rB	D					

Instructions	Memory
<code>rrmovq rA, rB</code>	X
<code>irmovq V, rB</code>	X
<code>rrmovq rA, D(rB)</code>	$M_8[valE] \leftarrow valA$
<code>rrmovq D(rB), rA</code>	$valM \leftarrow M_8[valE]$
<code>OPq rA, rB</code>	X
<code>jXX Dest</code>	X
<code>cmovXX rA, rB</code>	X
<code>call Dest</code>	$M_8[valE] \leftarrow valP$
<code>ret</code>	$valM \leftarrow M_8[valA]$
<code>pushq rA</code>	$M_8[valE] \leftarrow valA$
<code>pop rA</code>	$valM \leftarrow M_8[valA]$




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Write back Stage

Instructions	Write back
rrmovq rA, rB	$R[rB] \leftarrow valE$
irmovq V, rB	$R[rB] \leftarrow valE$
rmmovq rA, D(rB)	
mrmmovq D(rB), rA	$R[rA] \leftarrow valM$
OPq rA, rB	$R[rB] \leftarrow valE$
jXX Dest	X
cmovXX rA, rB	$R[rB] \leftarrow valE$
call Dest	$R[rSP] \leftarrow valE$
ret	$R[rSP] \leftarrow valE$
pushq rA	$R[rSP] \leftarrow valE$
pop rA	$R[rSP] \leftarrow valE, R[rA] \leftarrow valM$

Byte	0	1	2	3	4	5	6	7	8	9
rrmovq rA, D(rB)	4	0	rA	rB	D					
mrmmovq D(rB), rA	5	0	rA	rB	D					




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

PC update Stage

Instructions	PC update
rrmovq rA, rB	$PC \leftarrow valP$
irmovq V, rB	$PC \leftarrow valP$
rrmovq rA, D(rB)	$PC \leftarrow valP$
rrmovq D(rB), rA	$PC \leftarrow valP$
OPq rA, rB	$PC \leftarrow valP$
jXX Dest	$PC \leftarrow Cnd ? ValC : ValP$
cmovXX rA, rB	$PC \leftarrow ValP$
call Dest	$PC \leftarrow valC$
ret	$PC \leftarrow valM$
pushq rA	$PC \leftarrow valP$
pop rA	$PC \leftarrow valP$

Byte	0	1	2	3	4	5	6	7	8	9
rrmovq rA, D(rB)	4	0	rA	rB	D					
rrmovq D(rB), rA	5	0	rA	rB	D					




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.