International Rectifier

Applications


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

Benefits


- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dl/dt Capability

IRFB3806PbF IRFS3806PbF IRFSL3806PbF

HEXFET® Power MOSFET



V _{DSS}	60V
R _{DS(on)} typ.	12.6m $Ω$
max.	15.8m $Ω$
I _D	43A



G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, VGS @ 10V	43	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	31	Α
I _{DM}	Pulsed Drain Current ①	170	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	71	W
	Linear Derating Factor	0.47	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ③	24	V/ns
T _J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ©	73	mJ
I _{AR}	Avalanche Current ①	25	Α
E _{AR}	Repetitive Avalanche Energy ④	7.1	mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ®		2.12	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface, TO-220	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient, TO-220 ⑦®		62	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount), D ² Pak ®		40	

Static @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.075		V/°C	Reference to 25°C, I _D = 5mA ^①
R _{DS(on)}	Static Drain-to-Source On-Resistance		12.6	15.8	mΩ	$V_{GS} = 10V, I_D = 25A $ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$, $I_D = 50\mu A$
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 60V$, $V_{GS} = 0V$
				250		$V_{DS} = 48V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	41			S	$V_{DS} = 10V, I_D = 25A$
Q_g	Total Gate Charge		22	30	nC	I _D = 25A
Q_{gs}	Gate-to-Source Charge		5.0			$V_{DS} = 30V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		6.3			V _{GS} = 10V ⊕
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		28.3			$I_D = 25A, V_{DS} = 0V, V_{GS} = 10V$
$R_{G(int)}$	Internal Gate Resistance		0.79		Ω	
$t_{d(on)}$	Turn-On Delay Time		6.3		ns	$V_{DD} = 39V$
t _r	Rise Time		40			I _D = 25A
$t_{d(off)}$	Turn-Off Delay Time		49			$R_G = 20\Omega$
t _f	Fall Time		47			V _{GS} = 10V ⊕
C _{iss}	Input Capacitance		1150			$V_{GS} = 0V$
C _{oss}	Output Capacitance		130			$V_{DS} = 50V$
C_{rss}	Reverse Transfer Capacitance		67		рF	f = 1.0MHz
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)@		190			V _{GS} = 0V, V _{DS} = 0V to 60V ©
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)®		230			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V $

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			43	Α	MOSFET symbol
	(Body Diode)					showing the
I _{SM}	Pulsed Source Current			170		integral reverse
	(Body Diode) ①					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	>	$T_J = 25^{\circ}C$, $I_S = 25A$, $V_{GS} = 0V$ ④
t _{rr}	Reverse Recovery Time		22	33	ns	$T_J = 25^{\circ}C$ $V_R = 51V$,
			26	39		$T_J = 125^{\circ}C$ $I_F = 25A$
Q_{rr}	Reverse Recovery Charge		17	26	nC	$T_J = 25^{\circ}C$ di/dt = 100A/ μ s ④
			24	36		$T_J = 125^{\circ}C$
I _{RRM}	Reverse Recovery Current		1.4		Α	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrins	ic turn-	on time	is negl	igible (turn-on is dominated by LS+LD)

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax} , starting T_J = 25°C, L = 0.23mH R_G = 25 Ω , I_{AS} = 25A, V_{GS} =10V. Part not recommended for use above this value.
- $\label{eq:loss_distance} \ensuremath{\Im} \ I_{SD} \leq 25A, \ di/dt \leq 1580A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 175^{\circ}C.$
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.

- $^{\circ}$ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- $\ensuremath{\$}\ \ensuremath{\mathsf{R}}_{\theta}$ is measured at T_J approximately 90°C.




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs.Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{thJC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di_f/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 20. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 21a. Unclamped Inductive Test Circuit




Fig 22a. Switching Time Test Circuit




Fig 23a. Gate Charge Test Circuit




Fig 21b. Unclamped Inductive Waveforms




Fig 22b. Switching Time Waveforms






Fig 23b. Gate Charge Waveform

TO-220AB Package Outline (Dimensions are shown in millimeters (inches))





NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

- DIMENSION 61 & c1 APPLY TO BASE METAL ONLY. CONTROLLING DIMENSION: INCHES.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.

		DIMENSIONS					
SYMBOL	MILLIM	ETERS	INC	HES			
	MIN.	MAX.	MIN.	MAX.	NOTES		
Α	3.56	4.82	.140	.190			
A1	0.51	1.40	.020	.055			
A2	2.04	2.92	.080	.115			
b	0.38	1.01	.015	.040			
ь1	0.38	0.96	.015	.038	5		
b2	1.15	1.77	.045	.070			
b3	1.15	1.73	.045	.068			
С	0.36	0.61	.014	.024			
c1	0.36	0.56	.014	.022	5		
D	14.22	16.51	.560	.650	4		
D1	8.38	9.02	.330	.355			
D2	12.19	12.88	.480	.507	7		
E	9.66	10.66	.380	.420	4,7		
E1	8.38	8.89	.330	.350	7		
е		2.54 BSC		BSC			
e1	5.1	08	.200	BSC			
H1	5.85	6.55	.230	.270	7,8		
L	12.70	14.73	.500	.580			
L1	_	6.35	-	.250	3		
ØΡ	3.54	4.08	.139	.161			
Q	2.54	3.42	.100	.135			
ø	90°-	-93°	90°-	-93°			

LEAD ASSIGNMENTS

HEXFET

1.- GATE 2.- DRAIN 3.- SOURCE

IGBTs, CoPACK

1.- GATE 2.- COLLECTOR 3.- EMITTER

DIODES

1.- ANODE/OPEN 2.- CATHODE 3.- ANODE


TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010

LOT CODE 1789

ASSEMBLED ON WW 19, 1997 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead-Free"




TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/


8 www.irf.com


D²Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)









NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

O.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB

S		N				
M B O L	MILLIM	ETERS	INC	HES	O T E S	
L	MIN.	MAX.	MIN.	MAX.	S	
Α	4.06	4.83	.160	.190		
A1	0.00	0.254	.000	.010		
ь	0.51	0.99	.020	.039		
ь1	0.51	0.89	.020	.035	5	
b2	1,14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1,14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	-	.270		4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	-	.245		4	
e	2.54	BSC	.100	BSC		
н	14.61	15.88	.575	.625		
L	1.78	2.79	.070	.110		
L1	-	1.65	-	.066	4	
L2	1.27	1.78	-	.070		
L3	0.25	BSC	.010	.010 BSC		
L4	4.78	5.28	.188	.208		

LEAD ASSIGNMENTS

HEXFET

1.- GATE 2, 4.- DRAIN 3.- SOURCE

IGBTs, CoPACK

1.- GATE
2, 4.- COLLECTOR
3.- EMITTER

DIODES

1.- ANODE *
2, 4.- CATHODE
3.- ANODE

* PART DEPENDENT.


D²Pak (TO-263AB) Part Marking Information


EXAMPLE: THIS IS AN IRF530S WITH

LOT CODE 8024

ASSEMBLED ON WW 02, 2000 IN THE ASSEMBLY LINE "L"


Note: "P" in assembly line position indicates "Lead — Free"





TO-262 Package Outline

Dimensions are shown in millimeters (inches)



- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED $^{\circ}$ 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

- 6. CONTROLLING DIMENSION: INCH.
- 7.— OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

S Y		N				
M B O	MILLIMETERS		RS INCHES			
Ľ	MIN.	MAX.	MIN.	MAX.	NOTES	
Α	4.06	4.83	.160	.190		
A1	2.03	3.02	.080	.119		
b	0.51	0.99	.020	.039		
ь1	0.51	0.89	.020	.035	5	
b2	1,14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	-	.270	-	4	
Ε	9.65	10.67	.380	.420	3,4	
E1	6.22	_	.245		4	
е	2.54	BSC	.100			
L	13.46	14.10	.530	.555		
L1	-	1.65	-	.065	4	
L2	3.56	3.71	.140	.146		

LEAD ASSIGNMENTS

HEXFET

- 1 GATE 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBTs, CoPACK

- 1.- GATE
 2.- COLLECTOR
 3.- EMITTER
 4.- COLLECTOR

TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L LOT CODE 1789


ASSEMBLED ON WW 19, 1997

IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"


PART NUMBER INTERNATIONAL **RECTIFIER** IRL3103L LOGO **IOR** 719C DATE CODE 89 YEAR 7 = 1997 **ASSEMBLY** WEEK 19 LOT CODE LINE C


OR




D²Pak (TO-263AB) Tape & Reel Information

Dimensions are shown in millimeters (inches)







1. COMFORMS TO EIA-418.

2. CONTROLLING DIMENSION: MILLIMETER.

3 DIMENSION MEASURED @ HUB.

4 INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.

International

TOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903