SMMS674A - MARCH 1997 - REVISED SEPTEMBER 1997

- Organization
  - TM497FBK32H/I: 4 194 304 x 32
  - TM893GBK32H/I: 8 388 608 x 32
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single-In-Line Memory Module (SIMM) for Use With Sockets
- TM497FBK32H/I Uses Eight 16M-Bit Dynamic Random-Access Memories (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Packages
- TM893GBK32H/I Uses Sixteen 16M-Bit DRAMs in Plastic SOJ Packages
- Long Refresh Period
   32 ms (2 048 Cycles)
- All Inputs, Outputs, Clocks Fully TTL-Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-In and Data-Out Lines in Four Blocks
- Extended Data Out (EDO) Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

	ACC TIM		ACC TIN		ACCI		CYC	_
	t <sub>R</sub> /		t <sub>A</sub> (M <i>A</i>		tCA (MA		tHF (MI	
'497FBK32H/I-5	0 50	ns	25	ns	13	ns	20	ns
'497FBK32H/I-6	0 60	ns	30	ns	15	ns	25	ns
'497FBK32H/I-7	0 70	ns	35	ns	18	ns	30	ns
'893GBK32H/I-5	0 50	ns	25	ns	13	ns	20	ns
'893GBK32H/I-6	60 60	ns	30	ns	15	ns	25	ns
'893GBK32H/I-7	0 70	ns	35	ns	18	ns	30	ns

- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Gold-Tabbed Version Available:<sup>†</sup> TM497FBK32H, TM893GBK32H
- Tin-Lead (Solder-) Tabbed Version Available: TM497FBK32I, TM893GBK32I

## description

The TM497FBK32H/I is a 16M-byte dynamic random-access memory (DRAM) module organized as four times  $4194304 \times 8$  bits in a 72-pin leadless single-in-line memory module (SIMM). The SIMM is composed of eight TMS417409ADJ DRAMs, each in 24/26-lead plastic small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors. The TMS417409ADJ is described in the TMS416409A, TMS417409A data sheet (literature number SMKS893).

The TM497FBK32H/I SIMM is available in the single-sided BK leadless module for use with sockets. The TM497FBK32H/I features  $\overline{RAS}$  access times of 50, 60, and 70 ns. This device is characterized for operation from 0°C to 70°C.

The TM893GBK32H/I is a 32M-byte DRAM organized as four times  $8388608 \times 8$  bits in a 72-pin leadless SIMM. The SIMM is composed of sixteen TMS417409ADJ DRAMs.

The TM893GBK32H/I SIMM is available in the double-sided BK leadless module for use with sockets. The TM893GBK32H/I features RAS access times of 50, 60, and 70 ns. This device is characterized for operation from 0°C to 70°C.

### operation

The TM497FBK32H/I operates as eight TMS417409ADJs connected as shown in Figure 1 and in Table 1. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

The TM893GBK32H/I operates as sixteen TMS417409ADJs connected as shown in Figure 2 and in Table 2. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions



SMMS674A - MARCH 1997 - REVISED SEPTEMBER 1997

Table 1. TM497FBK32H/I Connection Table

DATA BLOCK	RASx	CASx
DQ0-DQ7	RAS0	CAS0
DQ8-DQ15	RAS0	CAS1
DQ16-DQ23	RAS2	CAS2
DQ24-DQ31	RAS2	CAS3

Table 2. TM893GBK32H/I Connection Table

DATA DI COV	RA	Sx	040-
DATA BLOCK	Side 1	Side 2	CASx
DQ0-DQ7	RAS0	RAS1	CAS0
DQ8-DQ15	RAS0	RAS1	CAS1
DQ16-DQ23	RAS2	RAS3	CAS2
DQ24-DQ31	RAS2	RAS3	CAS3

#### refresh

The refresh period is extended to 32 ms and, during this period, each of the 2048 rows must be strobed with RAS to retain data. CAS can remain high during the refresh sequence to conserve power.

### power up

To achieve proper operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CBR) cycle.


### single-in-line memory module and components


PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for TM497FBK32H and TM893GBK32H: Nickel plate and gold plate over copper Contact area for TM497FBK32I and TM893GBK32I: Nickel plate and tin-lead over copper









PIN NOMENCLATURE								
A0-A10	Address Inputs							
CAS0-CAS3	Column-Address Strobe							
DQ0-DQ31	Data In/Data Out							
NC	No Connection							
PD1-PD4	Presence Detects							
RAS0-RAS3	Row-Address Strobe							
VCC	5-V Supply							
VSS	Ground							
W	Write Enable							

PRESENCE DETECT									
SIGNAL (PIN)		PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)				
	50 ns	VSS	NC	VSS	VSS				
TM497FBK32H/I	60 ns	VSS	NC	NC	NC				
	70 ns	VSS	NC	VSS	NC				
	50 ns	NC	VSS	VSS	$V_{SS}$				
TM893GBK32H/I	60 ns	NC	VSS	NC	NC				
	70 ns	NC	VSS	Vss	NC				

Template Release Date: 7–11–94

# TM497FBK32H, TM497FBK32I 4 194 304 BY 32-BIT TM893GBK32H, TM893GBK32I 8 388 608 BY 32-BIT EXTENDED-DATA-OUT DYNAMIC RAM MODULES SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997





SMMS674A - MARCH 1997 - REVISED SEPTEMBER 1997

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1) – 1 V to 7 V
Voltage range on any pin (see Note 1)
Short-circuit output current 50 mA
Power dissipation 8 W
Operating free-air temperature range, T <sub>A</sub>
Storage temperature range, T <sub>sto</sub> – 55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2.4		6.5	V
$V_{IL}$	Low-level input voltage (see Note 2)	- 1		8.0	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			'497FBK3	2H/I-50	'497FBK32	2H/I-60	'497FBK3	2H/I-70	
	PARAMETER	TEST CONDITIONS‡	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
lį	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0 \text{ V to } 6.5 \text{ V},$ All others = 0 V to $V_{CC}$		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}}$ = 5.5 V, $\text{V}_{O}$ = 0 V to V <sub>CC</sub> , high		± 10		± 10		± 10	μΑ
I <sub>CC1</sub>	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		1040		880		800	mA
	Olave III.	V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RAS and CAS high		16		16		16	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After one memory cycle, RAS and CAS high		8		8		8	mA
I <sub>CC3</sub>	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high RAS low after  CAS low (CBR)		1040		880		800	mA
I <sub>CC4</sub>	Average page current (see Note 4)	$\frac{\text{V}_{CC}}{\text{RAS low}} = 5.5 \text{ V}, \qquad \frac{\text{tp}_{C}}{\text{CAS cycling}}$		880		720		640	mA

<sup>‡</sup> For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while RAS = VIL



NOTE 1: All voltage values are with respect to VSS.

<sup>4.</sup> Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			'893GBK3	32H/I-50	'893GBK3	2H/I-60	'893GBK3		
	PARAMETER	TEST CONDITIONS†	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
II	Input current (leakage)	$V_{CC}$ = 5.5 V, $V_I$ = 0 V to 6.5 V, All others = 0 V to $V_{CC}$		± 20		± 20		± 20	μА
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CASx}} = 5.5 \text{ V},  \text{V}_{O} = 0 \text{ V to V}_{CC},$		± 20		± 20		± 20	μА
I <sub>CC1</sub>	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		1056		896		816	mA
	Otan III.	V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RASx and CASx high		32		32		32	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), <u>After one memory</u> cycle, RASx and CASx high		16		16		16	mA
I <sub>CC3</sub>	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, RASx cycling, (RASx only); Minimum cycle CASx low (CBR) CASx high RASx low after		2080		1760		1600	mA
I <sub>CC4</sub>	Average page current (see Note 4)	$\frac{V_{CC}}{RASx} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CASx} = MIN,$ $CASx \text{ cycling}$		1760		1440		1280	mA

<sup>†</sup> For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ MHz$ (see Note 5)

		TM497FB	K32H/I	TM893GBK32H/I		
	PARAMETER	MIN	MAX	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		50		80	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs		28		33	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs		17		28	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		66		112	pF
C <sub>o(DQ)</sub>	Output capacitance on DQ pins		9		14	pF

NOTE 5:  $V_{CC}$  = 5 V  $\pm$  0.5 V, and the bias on pins under test is 0 V.



<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

SMMS674A - MARCH 1997 - REVISED SEPTEMBER 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

	PARAMETER		2H/I-50 2H/I-50	'497FBK3 '893GBK3		'497FBK3 '893GBK3		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>	Access time from column address		25		30		35	ns
tCAC	Access time from CAS low		13		15		18	ns
t <sub>CPA</sub>	Access time from column precharge		28		35		40	ns
tRAC	Access time from RAS low		50		60		70	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
tREZ	Output buffer turn off delay from RAS (see Note 6)	3	13	3	15	3	18	ns
tCEZ	Output buffer turn off delay from CAS (see Note 6)	3	13	3	15	3	18	ns
tWEZ	Output buffer turn off delay from $\overline{\overline{W}}$ (see Note 6)	3	13	3	15	3	18	ns

NOTES: 6. The maximum values of t<sub>REZ</sub>, t<sub>CEZ</sub>, and t<sub>WEZ</sub> are specified when the output is no longer driven. Data in should not be driven until one of the applicable maximum specifications is satisfied.

# EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

		_						
		MIN	MAX	MIN	MAX	MIN	MAX	
tHPC	Cycle time, EDO page mode read or write	20		25		30		ns
<sup>t</sup> PRWC	Cycle time, EDO read-write	57		68		78		ns
tCSH	Hold time, CAS after RAS	40		48		58		ns
<sup>t</sup> DOH	Hold time, output after RAS	5		5		5		ns
tCAS	Pulse duration, CAS	8	10 000	10	10 000	12	10 000	ns
tWPE	Pulse duration, $\overline{\overline{W}}$ (output disable only)	7		7		7		ns
tCP	Precharge time, CAS	8		10	_	10	<u>.</u>	ns

NOTE 7. All cycles assume  $t_T = 2$  ns.



<sup>7.</sup> All cycles assume  $t_T = 2$  ns.

SMMS674A - MARCH 1997 - REVISED SEPTEMBER 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

		'497FBK32H/I-50 '893GBK32H/I-50		'497FBK32H/I-60 '893GBK32H/I-60		'497FBK32H/I-70 '893GBK32H/I-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	<u> </u>
tRC	Cycle time, random read or write (see Note 7)	84		104		124		ns
tRWC	Cycle time, read-write	111		135		160		ns
tRASP	Pulse duration, page-mode, RAS low (see Note 8)	50	100 000	60	100 000	70	100 000	ns
tRAS	Pulse duration, non-page-mode, RAS low (see Note 8)	50	10 000	60	10 000	70	10 000	ns
tCAS	Pulse duration, CAS low	8	10 000	10	10 000	12	10 000	ns
tCP	Pulse duration, CAS high	8		10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	30		40		50		ns
twp	Pulse duration, W low	8		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
tASR	Setup time, row address before RAS low	0		0		0		ns
t <sub>DS</sub>	Setup time, data before CAS low (see Note 11)	0		0		0		ns
tRCS	Setup time, $\overline{W}$ high before $\overline{CAS}$ low	0		0		0		ns
tCWL	Setup time, W-low before CAS high	8		10		12		ns
tRWL	Setup time, W-low before RAS high	8		10		12		ns
twcs	Setup time, W-low before CAS low	0		0		0		ns
tWRP	Setup time, W-high before RAS low (CBR refresh only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	8		10		12		ns
<sup>t</sup> RHCP	Hold time, RAS high after CAS precharge	28		35		40		ns
<sup>t</sup> DH	Hold time, data after CAS low (see Note 11)	8		10		12		ns
tRAH	Hold time, row address after RAS low	8		10		10		ns
tRCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
<sup>t</sup> RRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
tWCH	Hold time, W low after CAS low	8		10		12		ns
tWRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
<sup>t</sup> CHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tCSH	Delay time, RAS low to CAS high	40		48		58		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
<sup>t</sup> RAD	Delay time, RAS low to column address (see Note 10)	10	25	12	30	12	35	ns
<sup>t</sup> RAL	Delay time, column address to RAS high	25		30		35		ns
<sup>t</sup> CAL	Delay time, column address to CAS high	18		20		25		ns
<sup>t</sup> RCD	Delay time, RAS low to CAS low (see Note 11)	12	37	14	45	14	52	ns
<sup>t</sup> RPC	Delay time, RAS high to CAS low (CBR only)	5		5		5		ns
<sup>t</sup> RSH	Delay time, CAS low to RAS high	8		10		12		ns
<sup>t</sup> REF	Refresh time interval		32		32		32	ms
tŢ	Transition time	2	30	2	30	2	30	ns

NOTES: 7. All cycles assume  $t_T = 2 \text{ ns.}$ 

8. In a read-write cycle,  $t_{\mbox{RWD}}$  and  $t_{\mbox{WRL}}$  must be observed.

9. Either tRRH or tRCH must be satisfied for a read cycle.


10. The maximum value is specified only to assure access time.

11. Referenced to the later of  $\overline{CAS}$  or  $\overline{W}$  in write operations.



SMMS674A - MARCH 1997 - REVISED SEPTEMBER 1997

### device symbolization



YY = Year Code MM = Month Code

T = Assembly Site Code


-SS = Speed Code

NOTE A: The location of the part number may vary.

### **MECHANICAL DATA**

### BK (R-PSIM-N72)

### SINGLE-IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

# TM497FBK32H, TM497FBK32I 4194304 BY 32-BIT TM893GBK32H, TM893GBK32I 8388608 BY 32-BIT EXTENDED-DATA-OUT DYNAMIC RAM MODULES SMMS674A - MARCH 1997 - REVISED SEPTEMBER 1997





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com microcontroller.ti.com Microcontrollers www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated