

TM497FBK32H, TM497FBK32I 4 194 304 BY 32-BIT TM893GBK32H, TM893GBK32I 8388608 BY 32-BIT EXTENDED-DATA-OUT DYNAMIC RAM MODULES

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997

- **Organization**
 - TM497FBK32H/I: 4 194 304 x 32
 - TM893GBK32H/I: 8 388 608 x 32
- **Single 5-V Power Supply ($\pm 10\%$ Tolerance)**
- **72-Pin Single-In-Line Memory Module (SIMM) for Use With Sockets**
- **TM497FBK32H/I – Uses Eight 16M-Bit Dynamic Random-Access Memories (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Packages**
- **TM893GBK32H/I – Uses Sixteen 16M-Bit DRAMs in Plastic SOJ Packages**
- **Long Refresh Period**
32 ms (2 048 Cycles)
- **All Inputs, Outputs, Clocks Fully TTL-Compatible**
- **3-State Output**
- **Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines in Four Blocks**
- **Extended Data Out (EDO) Operation With $\overline{\text{CAS}}$ -Before-RAS (CBR), RAS-Only, and Hidden Refresh**

- **Presence Detect**
- **Performance Ranges:**

	ACCESS TIME t_{RAC} (MAX)	ACCESS TIME t_{AA} (MAX)	ACCESS TIME t_{CAC} (MAX)	EDO CYCLE t_{HPC} (MIN)
'497FBK32H/I-50	50 ns	25 ns	13 ns	20 ns
'497FBK32H/I-60	60 ns	30 ns	15 ns	25 ns
'497FBK32H/I-70	70 ns	35 ns	18 ns	30 ns
'893GBK32H/I-50	50 ns	25 ns	13 ns	20 ns
'893GBK32H/I-60	60 ns	30 ns	15 ns	25 ns
'893GBK32H/I-70	70 ns	35 ns	18 ns	30 ns

- **Low Power Dissipation**
- **Operating Free-Air Temperature Range**
0°C to 70°C
- **Gold-Tabbed Version Available:[†]**
TM497FBK32H, TM893GBK32H
- **Tin-Lead (Solder-) Tabbed Version**
Available: TM497FBK32I, TM893GBK32I

description

The TM497FBK32H/I is a 16M-byte dynamic random-access memory (DRAM) module organized as four times 4 194 304 × 8 bits in a 72-pin leadless single-in-line memory module (SIMM). The SIMM is composed of eight TMS417409ADJ DRAMs, each in 24/26-lead plastic small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors. The TMS417409ADJ is described in the TMS416409A, TMS417409A data sheet (literature number SMKS893).

The TM497FBK32H/I SIMM is available in the single-sided BK leadless module for use with sockets. The TM497FBK32H/I features $\overline{\text{RAS}}$ access times of 50, 60, and 70 ns. This device is characterized for operation from 0°C to 70°C.

The TM893GBK32H/I is a 32M-byte DRAM organized as four times 8 388 608 × 8 bits in a 72-pin leadless SIMM. The SIMM is composed of sixteen TMS417409ADJ DRAMs.

The TM893GBK32H/I SIMM is available in the double-sided BK leadless module for use with sockets. The TM893GBK32H/I features $\overline{\text{RAS}}$ access times of 50, 60, and 70 ns. This device is characterized for operation from 0°C to 70°C.

operation

The TM497FBK32H/I operates as eight TMS417409ADJs connected as shown in Figure 1 and in Table 1. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

The TM893GBK32H/I operates as sixteen TMS417409ADJs connected as shown in Figure 2 and in Table 2. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[†] Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1997, Texas Instruments Incorporated

**TM497FBK32H, TM497FBK32I 4 194304 BY 32-BIT
TM893GBK32H, TM893GBK32I 8388608 BY 32-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997

Table 1. TM497FBK32H/I Connection Table

DATA BLOCK	$\overline{\text{RASx}}$	$\overline{\text{CASx}}$
DQ0–DQ7	$\overline{\text{RAS0}}$	$\overline{\text{CAS0}}$
DQ8–DQ15	$\overline{\text{RAS0}}$	$\overline{\text{CAS1}}$
DQ16–DQ23	$\overline{\text{RAS2}}$	$\overline{\text{CAS2}}$
DQ24–DQ31	$\overline{\text{RAS2}}$	$\overline{\text{CAS3}}$

Table 2. TM893GBK32H/I Connection Table

DATA BLOCK	$\overline{\text{RASx}}$		$\overline{\text{CASx}}$
	Side 1	Side 2	
DQ0–DQ7	$\overline{\text{RAS0}}$	$\overline{\text{RAS1}}$	$\overline{\text{CAS0}}$
DQ8–DQ15	$\overline{\text{RAS0}}$	$\overline{\text{RAS1}}$	$\overline{\text{CAS1}}$
DQ16–DQ23	$\overline{\text{RAS2}}$	$\overline{\text{RAS3}}$	$\overline{\text{CAS2}}$
DQ24–DQ31	$\overline{\text{RAS2}}$	$\overline{\text{RAS3}}$	$\overline{\text{CAS3}}$

refresh

The refresh period is extended to 32 ms and, during this period, each of the 2048 rows must be strobed with $\overline{\text{RAS}}$ to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

power up

To achieve proper operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles need to include at least one refresh ($\overline{\text{RAS}}$ -only or CBR) cycle.

single-in-line memory module and components

PC substrate: $1,27 \pm 0,1$ mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for TM497FBK32H and TM893GBK32H: Nickel plate and gold plate over copper

Contact area for TM497FBK32I and TM893GBK32I: Nickel plate and tin-lead over copper

TM497FBK32H, TM497FBK32I 4 194 304 BY 32-BIT TM893GBK32H, TM893GBK32I 8388608 BY 32-BIT EXTENDED-DATA-OUT DYNAMIC RAM MODULES

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997

**BK SINGLE-IN-LINE PACKAGE
(TOP VIEW)**



**TM497FBK32H/I
(SIDE VIEW)**



**TM893GBK32H/I
(SIDE VIEW)**



PIN NOMENCLATURE

A0–A10	Address Inputs
CAS0–CAS3	Column-Address Strobe
DQ0–DQ31	Data In/Data Out
NC	No Connection
PD1–PD4	Presence Detects
RAS0–RAS3	Row-Address Strobe
V _{CC}	5-V Supply
V _{SS}	Ground
W	Write Enable

PRESENCE DETECT

SIGNAL (PIN)		PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)
TM497FBK32H/I	50 ns	V _{SS}	NC	V _{SS}	V _{SS}
	60 ns	V _{SS}	NC	NC	NC
	70 ns	V _{SS}	NC	V _{SS}	NC
TM893GBK32H/I	50 ns	NC	V _{SS}	V _{SS}	V _{SS}
	60 ns	NC	V _{SS}	NC	NC
	70 ns	NC	V _{SS}	V _{SS}	NC

TM497FBK32H, TM497FBK32I 4 194 304 BY 32-BIT **TM893GBK32H, TM893GBK32I 8 388 608 BY 32-BIT** **EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997




Figure 1. Functional Block Diagram of TM497FBK32H/I

TM497FBK32H, TM497FBK32I 4 194 304 BY 32-BIT
 TM893GBK32H, TM893GBK32I 8 388 608 BY 32-BIT
 EXTENDED-DATA-OUT DYNAMIC RAM MODULES

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997




Figure 2. Functional Block Diagram of TM893GBK32H/I

TM497FBK32H, TM497FBK32I 4194304 BY 32-BIT
TM893GBK32H, TM893GBK32I 8388608 BY 32-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} (see Note 1)	– 1 V to 7 V
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	8 W
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range, T_{stg}	– 55°C to 125°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS} .

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2.4		6.5	V
V_{IL} Low-level input voltage (see Note 2)	– 1		0.8	V
T_A Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS [‡]	'497FBK32H/I-50		'497FBK32H/I-60		'497FBK32H/I-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V_{OH} High-level output voltage	$I_{OH} = -5$ mA	2.4		2.4		2.4		V
V_{OL} Low-level output voltage	$I_{OL} = 4.2$ mA		0.4		0.4		0.4	V
I_I Input current (leakage)	$V_{CC} = 5.5$ V, $V_I = 0$ V to 6.5 V, All others = 0 V to V_{CC}		± 10		± 10		± 10	µA
I_O Output current (leakage)	$V_{CC} = 5.5$ V, $V_O = 0$ V to V_{CC} , \overline{CAS} high		± 10		± 10		± 10	µA
I_{CC1} Read- or write-cycle current (see Note 3)	$V_{CC} = 5.5$ V, Minimum cycle		1040		880		800	mA
I_{CC2} Standby current	$V_{IH} = 2.4$ V (TTL), After one memory cycle, \overline{RAS} and \overline{CAS} high		16		16		16	mA
	$V_{IH} = V_{CC} - 0.2$ V (CMOS), After one memory cycle, \overline{RAS} and \overline{CAS} high		8		8		8	mA
I_{CC3} Average refresh current (\overline{RAS} only or CBR) (see Note 3)	$V_{CC} = 5.5$ V, \overline{RAS} cycling, (RAS only); \overline{CAS} low (CBR), Minimum cycle, \overline{CAS} high RAS low after		1040		880		800	mA
I_{CC4} Average page current (see Note 4)	$V_{CC} = 5.5$ V, \overline{RAS} low, $t_{PC} = \text{MIN}$, \overline{CAS} cycling		880		720		640	mA

[‡] For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

4. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$



**TM497FBK32H, TM497FBK32I 4 194 304 BY 32-BIT
TM893GBK32H, TM893GBK32I 8388608 BY 32-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	'893GBK32H/I-50		'893GBK32H/I-60		'893GBK32H/I-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH} High-level output voltage	I _{OH} = – 5 mA	2.4		2.4		2.4		V
V _{OL} Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
I _I Input current (leakage)	V _{CC} = 5.5 V, V _I = 0 V to 6.5 V, All others = 0 V to V _{CC}		± 20		± 20		± 20	µA
I _O Output current (leakage)	V _{CC} = 5.5 V, V _O = 0 V to V _{CC} , CASx high		± 20		± 20		± 20	µA
I _{CC1} Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		1056		896		816	mA
I _{CC2} Standby current	V _{IH} = 2.4 V (TTL), After one memory cycle, RASx and CASx high		32		32		32	mA
	V _{IH} = V _{CC} – 0.2 V (CMOS), After one memory cycle, RASx and CASx high		16		16		16	mA
I _{CC3} Average refresh current (RAS only or CBR) (see Note 3)	V _{CC} = 5.5 V, RASx cycling, (RASx only); Minimum cycle CASx low (CBR) CASx high RASx low after		2080		1760		1600	mA
I _{CC4} Average page current (see Note 4)	V _{CC} = 5.5 V, RASx low, t _{PC} = MIN, CASx cycling		1760		1440		1280	mA

† For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 3. Measured with a maximum of one address change while $\overline{\text{RAS}} = V_{IL}$
4. Measured with a maximum of one address change while $\overline{\text{CAS}} = V_{IH}$

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

PARAMETER		TM497FBK32H/I		TM893GBK32H/I		UNIT
		MIN	MAX	MIN	MAX	
C _{i(A)}	Input capacitance, address inputs		50		80	pF
C _{i(R)}	Input capacitance, $\overline{\text{RAS}}$ inputs		28		33	pF
C _{i(C)}	Input capacitance, $\overline{\text{CAS}}$ inputs		17		28	pF
C _{i(W)}	Input capacitance, write-enable input		66		112	pF
C _{o(DQ)}	Output capacitance on DQ pins		9		14	pF

NOTE 5: V_{CC} = 5 V ± 0.5 V, and the bias on pins under test is 0 V.



**TM497FBK32H, TM497FBK32I 4194304 BY 32-BIT
TM893GBK32H, TM893GBK32I 8388608 BY 32-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

PARAMETER	'497FBK32H/I-50 '893GBK32H/I-50		'497FBK32H/I-60 '893GBK32H/I-60		'497FBK32H/I-70 '893GBK32H/I-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA} Access time from column address		25		30		35	ns
t _{CAC} Access time from $\overline{\text{CAS}}$ low		13		15		18	ns
t _{CPA} Access time from column precharge		28		35		40	ns
t _{RAC} Access time from $\overline{\text{RAS}}$ low		50		60		70	ns
t _{CLZ} $\overline{\text{CAS}}$ to output in low-impedance state	0		0		0		ns
t _{REZ} Output buffer turn off delay from $\overline{\text{RAS}}$ (see Note 6)	3	13	3	15	3	18	ns
t _{CEZ} Output buffer turn off delay from $\overline{\text{CAS}}$ (see Note 6)	3	13	3	15	3	18	ns
t _{WEZ} Output buffer turn off delay from $\overline{\text{W}}$ (see Note 6)	3	13	3	15	3	18	ns

NOTES: 6. The maximum values of t_{REZ}, t_{CEZ}, and t_{WEZ} are specified when the output is no longer driven. Data in should not be driven until one of the applicable maximum specifications is satisfied.

7. All cycles assume t_T = 2 ns.

EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

	'497FBK32H/I-50 '893GBK32H/I-50		'497FBK32H/I-60 '893GBK32H/I-60		'497FBK32H/I-70 '893GBK32H/I-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{HPC} Cycle time, EDO page mode read or write	20		25		30		ns
t _{PRWC} Cycle time, EDO read-write	57		68		78		ns
t _{CSH} Hold time, $\overline{\text{CAS}}$ after $\overline{\text{RAS}}$	40		48		58		ns
t _{DOH} Hold time, output after $\overline{\text{RAS}}$	5		5		5		ns
t _{CAS} Pulse duration, $\overline{\text{CAS}}$	8	10 000	10	10 000	12	10 000	ns
t _{WPE} Pulse duration, $\overline{\text{W}}$ (output disable only)	7		7		7		ns
t _{CP} Precharge time, $\overline{\text{CAS}}$	8		10		10		ns

NOTE 7. All cycles assume t_T = 2 ns.

**TM497FBK32H, TM497FBK32I 4 194 304 BY 32-BIT
TM893GBK32H, TM893GBK32I 8388608 BY 32-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

		'497FBK32H/I-50 '893GBK32H/I-50		'497FBK32H/I-60 '893GBK32H/I-60		'497FBK32H/I-70 '893GBK32H/I-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	Cycle time, random read or write (see Note 7)	84		104		124		ns
t _{RWC}	Cycle time, read-write	111		135		160		ns
t _{RASP}	Pulse duration, page-mode, $\overline{\text{RAS}}$ low (see Note 8)	50	100 000	60	100 000	70	100 000	ns
t _{RAS}	Pulse duration, non-page-mode, $\overline{\text{RAS}}$ low (see Note 8)	50	10 000	60	10 000	70	10 000	ns
t _{CAS}	Pulse duration, $\overline{\text{CAS}}$ low	8	10 000	10	10 000	12	10 000	ns
t _{CP}	Pulse duration, $\overline{\text{CAS}}$ high	8		10		10		ns
t _{RP}	Pulse duration, $\overline{\text{RAS}}$ high (precharge)	30		40		50		ns
t _{WP}	Pulse duration, $\overline{\text{W}}$ low	8		10		10		ns
t _{ASC}	Setup time, column address before $\overline{\text{CAS}}$ low	0		0		0		ns
t _{ASR}	Setup time, row address before $\overline{\text{RAS}}$ low	0		0		0		ns
t _{DS}	Setup time, data before $\overline{\text{CAS}}$ low (see Note 11)	0		0		0		ns
t _{RCS}	Setup time, $\overline{\text{W}}$ high before $\overline{\text{CAS}}$ low	0		0		0		ns
t _{CWL}	Setup time, $\overline{\text{W}}$ -low before $\overline{\text{CAS}}$ high	8		10		12		ns
t _{RWL}	Setup time, $\overline{\text{W}}$ -low before $\overline{\text{RAS}}$ high	8		10		12		ns
t _{WCS}	Setup time, $\overline{\text{W}}$ -low before $\overline{\text{CAS}}$ low	0		0		0		ns
t _{WRP}	Setup time, $\overline{\text{W}}$ -high before $\overline{\text{RAS}}$ low (CBR refresh only)	10		10		10		ns
t _{CAH}	Hold time, column address after $\overline{\text{CAS}}$ low	8		10		12		ns
t _{RHCP}	Hold time, $\overline{\text{RAS}}$ high after $\overline{\text{CAS}}$ precharge	28		35		40		ns
t _{DH}	Hold time, data after $\overline{\text{CAS}}$ low (see Note 11)	8		10		12		ns
t _{RAH}	Hold time, row address after $\overline{\text{RAS}}$ low	8		10		10		ns
t _{RCH}	Hold time, $\overline{\text{W}}$ high after $\overline{\text{CAS}}$ high (see Note 9)	0		0		0		ns
t _{RRH}	Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ high (see Note 9)	0		0		0		ns
t _{WCH}	Hold time, $\overline{\text{W}}$ low after $\overline{\text{CAS}}$ low	8		10		12		ns
t _{WRH}	Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ low (CBR refresh only)	10		10		10		ns
t _{CHR}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (CBR refresh only)	10		10		10		ns
t _{CRP}	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	5		5		5		ns
t _{CSH}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	40		48		58		ns
t _{CSR}	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (CBR refresh only)	5		5		5		ns
t _{RAD}	Delay time, $\overline{\text{RAS}}$ low to column address (see Note 10)	10	25	12	30	12	35	ns
t _{RAL}	Delay time, column address to $\overline{\text{RAS}}$ high	25		30		35		ns
t _{CAL}	Delay time, column address to $\overline{\text{CAS}}$ high	18		20		25		ns
t _{RCD}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 11)	12	37	14	45	14	52	ns
t _{RPC}	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low (CBR only)	5		5		5		ns
t _{RSH}	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	8		10		12		ns
t _{REF}	Refresh time interval		32		32		32	ms
t _T	Transition time	2	30	2	30	2	30	ns


- NOTES: 7. All cycles assume t_T = 2 ns.
8. In a read-write cycle, t_{RWD} and t_{WRL} must be observed.
9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
10. The maximum value is specified only to assure access time.
11. Referenced to the later of CAS or $\overline{\text{W}}$ in write operations.



**TM497FBK32H, TM497FBK32I 4 194304 BY 32-BIT
TM893GBK32H, TM893GBK32I 8388608 BY 32-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997

device symbolization



YY = Year Code
MM = Month Code
T = Assembly Site Code
-SS = Speed Code

NOTE A: The location of the part number may vary.


**TM497FBK32H, TM497FBK32I 4 194 304 BY 32-BIT
TM893GBK32H, TM893GBK32I 8388608 BY 32-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997

MECHANICAL DATA

BK (R-PSIM-N72)

SINGLE-IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

**TM497FBK32H, TM497FBK32I 4 194304 BY 32-BIT
TM893GBK32H, TM893GBK32I 8388608 BY 32-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS674A – MARCH 1997 – REVISED SEPTEMBER 1997



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated