SMKS893B - AUGUST 1996 - REVISED APRIL 1997

This data sheet is applicable to all TMS41x409As and TMS42x409As symbolized by Revision "B", Revision "E", and subsequent revisions as described in the device symbolization section.

- Organization . . . 4194304 × 4
- Single Power Supply (5 V or 3.3 V)
- Performance Ranges:

	ACCESS	<b>ACCESS</b>	ACCESS	EDO
	TIME	TIME	TIME	CYCLE
	t <sub>RAC</sub>	tCAC	tAA	tHPC
	MAX	MAX	MAX	MIN
'41x409A-50	50 ns	13 ns	25 ns	20 ns
'41x409A-60	60 ns	15 ns	30 ns	25 ns
'41x409A-70	70 ns	18 ns	35 ns	30 ns
'42x409A-50	50 ns	13 ns	25 ns	20 ns
'42x409A-60	60 ns	15 ns	30 ns	25 ns
'42x409A-70	70 ns	18 ns	35 ns	30 ns


- Extended-Data-Out (EDO) Operation
- CAS-Before-RAS (CBR) Refresh
- Low Power Dissipation
- 3-State Unlatched Output
- High-Reliability Plastic 24/26-Lead 300-Mil-Wide Surface-Mount Small-Outline J-Lead (SOJ) Package (DJ Suffix) and 24/26-Lead 300-Mil-Wide Surface-Mount Thin Small-Outline Package (TSOP) (DGA Suffix)
- Operating Free-Air Temperature Range 0°C to 70°C

## description

The TMS41x409A and TMS42x409A series are 16777216-bit dynamic random-access memory (DRAM) devices organized as 4194304 words of four bits each.

These devices feature maximum RAS access times of 50, 60, and 70 ns. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

### DJ/DGA PACKAGES (TOP VIEW)



	PIN NOMENCLATURE
A0-A11 <sup>†</sup> DQ1-DQ4 CAS NC OE RAS VCC VSS W	Address Inputs Data In/Data Out Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe 5-V or 3.3-V Supply‡ Ground Write Enable

<sup>&</sup>lt;sup>†</sup> A11 is NC for TMS417409A and TMS427409A.

### **AVAILABLE OPTIONS**

DEVICE	POWER SUPPLY	SELF REFRESH, BATTERY BACKUP	REFRESH CYCLES
TMS416409A	5 V	-	4096 in 64 ms
TMS417409A	5 V	-	2048 in 32 ms
TMS426409A	3.3 V	_	4096 in 64 ms
TMS427409A	3.3 V	_	2048 in 32 ms

The TMS416409A and TMS417409A are offered in a 24/26-lead plastic surface-mount SOJ package (DJ suffix). The TMS426409A and TMS427409A are offered in a 24/26-lead plastic surface-mount SOJ package (DJ suffix) and a 24/26-lead plastic surface-mount TSOP (DGA suffix). These packages are designed for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



<sup>‡</sup> See Available Options Table


SMKS893B - AUGUST 1996 - REVISED APRIL 1997

## logic symbol (TMS416409A and TMS426409A)†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12.

## logic symbol (TMS417409A and TMS427409A)†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12.

SMKS893B - AUGUST 1996 - REVISED APRIL 1997


### functional block diagram

### TMS416409A, TMS426409A



<sup>†</sup> Column addresses A10 and A11 are not used.

### TMS417409A, TMS427409A



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

### operation

### extended data out

Extended data out (EDO) allows data output rates of up to 50 MHz for 50-ns devices. When keeping the same row address while selecting random column addresses, the time for row-address setup and hold and for address multiplex is eliminated. The maximum number of columns that can be accessed is determined by  $t_{RASP}$ , the maximum  $\overline{RAS}$  low time.

Extended data out does not place the data in/data out pins (DQ pins) into the high-impedance state with the rising edge of  $\overline{\text{CAS}}$ . The output remains valid for the system to latch the data. After  $\overline{\text{CAS}}$  goes high, the DRAM decodes the next address.  $\overline{\text{OE}}$  and  $\overline{\text{W}}$  can control the output impedance. Descriptions of  $\overline{\text{OE}}$  and  $\overline{\text{W}}$  further explain EDO operation benefit.

### address: A0-A11 (TMS416409A and TMS426409A) and A0-A10 (TMS417409A and TMS427409A)

Twenty-two address bits are required to decode each of the 4194304 storage cell locations. For the TMS416409A and TMS426409A,12 row-address bits are set up on A0 through A11 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Ten column-address bits are set up on A0 through A9. For the TMS417409A and TMS427409A, 11 row-address bits are set up on inputs A0 through A10 and latched onto the chip by  $\overline{RAS}$ . Eleven column-address bits are set up on A0 through A10. All addresses must be stable on or before the falling edge of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable because it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the output buffers and latching the address bits into the column-address buffers.

### output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. While  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  are low and  $\overline{\text{W}}$  is high,  $\overline{\text{OE}}$  can be brought low or high and the DQs transition between valid data and high impedance (see Figure 8). There are two methods for placing the DQs into the high-impedance state and maintaining that state during  $\overline{\text{CAS}}$  high time. The first method is to transition  $\overline{\text{OE}}$  high before  $\overline{\text{CAS}}$  transitions high and keep  $\overline{\text{OE}}$  high for  $t_{CHO}$  (hold time,  $\overline{\text{OE}}$  from  $\overline{\text{CAS}}$ ) past the  $\overline{\text{CAS}}$  transition. This disables the DQs and they remain disabled, regardless of  $\overline{\text{OE}}$ , until  $\overline{\text{CAS}}$  falls again. The second method is to have  $\overline{\text{OE}}$  low as  $\overline{\text{CAS}}$  transitions high. Then  $\overline{\text{OE}}$  can pulse high for a minimum of  $t_{\overline{\text{OEP}}}$  (precharge time,  $\overline{\text{OE}}$ ) anytime during  $\overline{\text{CAS}}$  high time, disabling the DQs regardless of further transitions on  $\overline{\text{OE}}$  until  $\overline{\text{CAS}}$  falls again (see Figure 8).

## write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode, and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{OE}$  grounded. If  $\overline{W}$  goes low in an extended-data-out read cycle, the DQs are disabled so long as  $\overline{CAS}$  is high (see Figure 9).

### data in/data out (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the later falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch with setup and hold times referenced to the later edge. The  $\overline{DQ}$ s drive valid data after all access times are met and remain valid except in cases described in the  $\overline{W}$  and  $\overline{OE}$  sections.



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

### RAS-only refresh

### TMS416409A, TMS426409A

A refresh operation must be performed at least once every 64 ms to retain data. This can be achieved by strobing each of the 4096 rows (A0-A11). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

### TMS417409A, TMS427409A

A refresh operation must be performed at least once every 32 ms to retain data. This can be achieved by strobing each of the 2048 rows (A0-A10). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

#### hidden refresh

A hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

### CAS-before-RAS (CBR) refresh

CBR refresh is performed by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{RAS}$  falls (see parameter  $t_{CHR}$ ). For successive CBR refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored, and the refresh address is generated internally.

### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after power up to the full  $V_{CC}$  level. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.

### test mode


The test mode (see Figure 1) is initiated with a CBR-refresh cycle while simultaneously holding the  $\overline{W}$  input low. The entry cycle performs an internal refresh cycle while internally setting the device to perform parallel read or write on subsequent cycles. While in the test mode, any data sequence can be performed. The device exits test mode if a CBR refresh cycle with  $\overline{W}$  held high or a  $\overline{RAS}$ -only refresh cycle is performed.

In the test mode, the device is configured as 1024K bits  $\times 4$  bits for each DQ. Each DQ pin has a separate 4-bit parallel read and write data bus that ignores column addresses A0 and A1. During a read cycle, the four internal bits are compared for each DQ pin. If the four bits agree, DQ goes high; if not, DQ goes low. Test time is reduced by a factor of four for this series.



SMKS893B - AUGUST 1996 - REVISED APRIL 1997

### test mode (continued)



NOTE A: The states of  $\overline{W}$ , data in, and address are defined by the type of cycle used during test mode.

Figure 1. Test-Mode Cycle

SMKS893B - AUGUST 1996 - REVISED APRIL 1997

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (TMS41x409A)	– 1 V to 7 V
Supply voltage range, V <sub>CC</sub> (TMS42x409A)	– 0.5 V to 4.6 V
Voltage range on any pin (TMS41x409A) (see Note 1)	– 1 V to 7 V
Voltage range on any pin (TMS42x409A) (see Note 1)	0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	– 55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

		TMS41x409A TMS42x409A						
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	3	3.3	3.6	V
VSS	Supply voltage		0			0		V
٧ <sub>IH</sub>	High-level input voltage	2.4		6.5	2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Low-level input voltage (see Note 2)	- 1		0.8	- 0.3		0.8	V
TA	Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



NOTE 1: All voltage values are with respect to VSS.

SMKS893B - AUGUST 1996 - REVISED APRIL 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

### TMS416409A

	PARAMETER	TTOT CONDITIONS!	'416409	9A-50	'41640	9A-60	'416409 A-70		UNIT
	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
Ц	Input current (leakage)	$V_{CC}$ = 5.5 V, $V_I$ = 0 V to 6.5 V, All others = 0 V to $V_{CC}$		± 10		± 10		± 10	μΑ
Io	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to V}_{CC},$		± 10		± 10		± 10	μА
I <sub>CC1</sub> ‡§	Average read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle		100		80		70	mA
	Average standby current	V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RAS and CAS high		2		2		2	mA
ICC2		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After one memory cycle, RAS and CAS high		1		1		1	mA
I <sub>CC3</sub> ‡§	Average refresh current (RAS-only refresh or CBR)	VCC = 5.5 V, Minimum cycle,  RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		100		80		70	mA
I <sub>CC4</sub> ‡¶	Average EDO current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 5.5 \text{ V}, \qquad \underline{\text{t}_{HPC}} = \text{MIN},$ RAS low, CAS cycling		100		90		80	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$  Measured with a maximum of one address change during each EDO cycle, the three transfer of the transf

SMKS893B - AUGUST 1996 - REVISED APRIL 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

### TMS417409A

	PARAMETER	TEST SOURITIONS!	'417409 A-50	'417409A-60	'417409A-70	UNIT
	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN MAX	MIN MAX	MIN MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4	2.4	2.4	V
VOL	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$	0.4	0.4	0.4	V
Ц	Input current (leakage)	$V_{CC}$ = 5.5 V, $V_I$ = 0 V to 6.5 V, All others = 0 V to $V_{CC}$	± 10	± 10	± 10	μА
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}}$ = 5.5 V, $\text{V}_{O}$ = 0 V to V <sub>CC</sub> ,	± 10	± 10	± 10	μА
I <sub>CC1</sub> ‡§	Average read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle	130	110	100	mA
	Average standby current	V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RAS and CAS high	2	2	2	mA
ICC2		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After one memory cycle, RAS and CAS high	1	1	1	mA
ICC3 <sup>‡§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cycle, CAS high (RAS only), RAS low after CAS low (CBR)	130	110	100	mA
ICC4 <sup>‡¶</sup>	Average EDO current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 5.5 \text{ V}, \qquad \underline{\text{t}_{HPC}} = \text{MIN},$ $\overline{\text{CAS cycling}}$	110	90	80	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ ¶ Measured with a maximum of one address change during each EDO cycle, tHPC

SMKS893B - AUGUST 1996 - REVISED APRIL 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

### TMS426409A

DAF	RAMETER	TEST CONDITIONS†		'426409	A-50	'426409	A-60	'426409A-70		UNIT
PAR	RAMETER	TEST CONDITION	51	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	High-level	I <sub>OH</sub> = -2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	I <sub>OH</sub> = - 100 μA	LVCMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V
V	Low-level	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	V
Ц	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, \qquad V_{I} = 0 \text{ V to}$ All others = 0 V to $V_{CC}$	o 3.9 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 3.6 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V}$	to V <sub>CC</sub> ,		± 10		± 10		± 10	μΑ
I <sub>CC1</sub> ‡§	Average read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum	cycle		90		70		60	mA
loos	Average	V <sub>IH</sub> = 2 V (LVTTL) After one memory cycle, RA high	S and CAS		2		2		2	mA
ICC2	standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (LVCMO After one memory cycle, RA high			1		1		1	mA
I <sub>CC3</sub> ‡§	Average refresh current (RAS-only refresh or CBR)	VCC = 3.6 V, Minimum RAS cycling, CAS high (RAS-only refresh RAS low after CAS low (CBF	),		90		70		60	mA
ICC4 <sup>‡¶</sup>	Average EDO current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 3.6 \text{ V}, \qquad \underline{\text{t}_{HPC}} = M$			100		90		80	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = V<sub>IL</sub>
¶ Measured with a maximum of one address change during each EDO cycle, t<sub>HPC</sub>

SMKS893B - AUGUST 1996 - REVISED APRIL 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

### TMS427409A

PARAMETER		TTOT CONDITIONS!		'427409	A-50	'427409	<b>A-60</b>	'427409A-70		UNIT
PAR	KAMETER	TEST CONDITION	ST	MIN	MAX	MIN	MAX	MIN	MAX	UNII
V	High-level	$I_{OH} = -2 \text{ mA}$	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	I <sub>OH</sub> = - 100 μA	LVCMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> −0.2		V <sub>CC</sub> -0.2		
V	Low-level	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	V
IĮ	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, \qquad V_{I} = 0 \text{ V to}$ All others = 0 V to $V_{CC}$	3.9 V,		± 10		± 10		± 10	μА
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 3.6 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V}$	to V <sub>CC</sub> ,		± 10		± 10		± 10	μА
I <sub>CC1</sub> ‡§	Average read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum	cycle		120		100		90	mA
loos	Average standby	V <sub>IH</sub> = 2 V (LVTTL) After one memory cycle, RAS high	S and CAS		2		2		2	mA
ICC2	current	1 \/ \/aa			1		1		1	mA
I <sub>CC3</sub> ‡§	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 3.6 V, Minimum RAS cycling, CAS high (RAS-only refresh) RAS low after CAS low (CBF	),		120		100		90	mA
ICC4 <sup>‡¶</sup>	Average EDO current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 3.6 \text{ V}, \qquad \underline{\text{t}_{HPC}} = \text{M}$			110		90		80	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

<sup>¶</sup> Measured with a maximum of one address change during each EDO cycle, tHPC

SMKS893B - AUGUST 1996 - REVISED APRIL 1997

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A11 <sup>†</sup>		5	pF
C <sub>i(OE)</sub>	Input capacitance, OE		7	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS		7	pF
C <sub>i(W)</sub>	Input capacitance, W		7	pF
Co	Output capacitance <sup>‡</sup>		7	pF

<sup>&</sup>lt;sup>†</sup> A11 is NC (no internal connection) for TMS417409A and TMS427409A.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

	PARAMETER	'41x409A-50 '42x409A-50		'41x409A-60 '42x409A-60		'41x409A-70 '42x409A-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>	Access time from column address (see Note 5)		25		30		35	ns
tCAC	Access time from CAS (see Note 5)		13		15		18	ns
tCPA	Access time from CAS precharge (see Note 5)		28		35		40	ns
tRAC	Access time from RAS (see Note 5)		50		60		70	ns
<sup>t</sup> OEA	Access time from OE (see Note 5)		13		15		18	ns
tCLZ	Delay time, CAS to output in low impedance	0		0		0		ns
t <sub>REZ</sub>	Output buffer turn off delay from RAS (see Note 6)	3	13	3	15	3	18	ns
tCEZ	Output buffer turn off delay from CAS (see Note 6)	3	13	3	15	3	18	ns
tOEZ	Output buffer turn off delay from OE (see Note 6)	3	13	3	15	3	18	ns
tWEZ	Output buffer turn off delay from $\overline{W}$ (see Note 6)	3	13	3	15	3	18	ns

NOTES: 4. With ac parameters, it is assumed that  $t_T = 2$  ns.



 $<sup>\</sup>ddagger \overline{\text{CAS}}$  and  $\overline{\text{OE}} = V_{\text{IH}}$  to disable outputs

NOTE 3:  $V_{CC} = NOM$  supply voltage  $\pm 10\%$ , and the bias on pins under test is 0 V.

<sup>5.</sup> For TMS42x409A, access times are measured with output reference levels of  $V_{OH} = 2 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .

<sup>6.</sup> The maximum values of t<sub>REZ</sub>, t<sub>CEZ</sub>, t<sub>OEZ</sub>, and t<sub>WEZ</sub> are specified when the output is no longer driven. Data in should not be driven until one of the applicable maximum specifications is satisfied.

SMKS893B - AUGUST 1996 - REVISED APRIL 1997

## EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

		'41x409A-50 '42x409A-50		'41x409A-60 '42x409A-60		'41x409A-70 '42x409A-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tHPC	Cycle time, EDO page mode, read-write	20		25		30		ns
tPRWC	Cycle time, EDO read-write	57		68		78		ns
tCSH	Delay time, RAS active to CAS precharge	40		48		58		ns
tCHO	Hold time, OE from CAS	7		10		10		ns
<sup>t</sup> DOH	Hold time, output from CAS	5		5		5		ns
tCAS	Pulse duration, CAS active (see Note 7)	8	10000	10	10000	12	10000	ns
tWPE	Pulse duration, $\overline{W}$ active (output disable only)	7		7		7		ns
tOCH	Setup time, OE before CAS	8		10		10		ns
tCP	Pulse duration, CAS precharge	8		10		10		ns
tOEP	Precharge time, OE	5		5		5	·	ns

NOTES: 4: With ac parameters, it is assumed that  $t_T = 2$  ns.

7. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.

SMKS893B - AUGUST 1996 - REVISED APRIL 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

			09A-50 09A-50		09A-60 09A-60	'41x409A-70 '42x409A-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, random read or write	84		104		124		ns
tRWC	Cycle time, read-write	111		135		160		ns
tRASP	Pulse duration, RAS active, fast page mode (see Note 8)	50	100 000	60	100 000	70	100 000	ns
t <sub>RAS</sub>	Pulse duration, RAS active, non-page mode (see Note 8)	50	10 000	60	10 000	70	10 000	ns
t <sub>RP</sub>	Pulse duration, RAS precharge	30		40		50		ns
twp	Pulse duration, write command	8		10		10		ns
tASC	Setup time, column address	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address	0		0		0		ns
t <sub>DS</sub>	Setup time, data in (see Note 9)	0		0		0		ns
tRCS	Setup time, read command	0		0		0		ns
tCWL	Setup time, write command before CAS precharge	8		10		12		ns
<sup>t</sup> RWL	Setup time, write command before RAS precharge	8		10		12		ns
twcs	Setup time, write command before CAS active (early-write only)	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
twts	Setup time, W low before RAS low (test mode only)	10		10		10		ns
tCSR	Setup time, CAS referenced to RAS (CBR refresh only)	5		5		5		ns
<sup>t</sup> CAH	Hold time, column address	8		10		12		ns
<sup>t</sup> DH	Hold time, data in (see Note 9)	8		10		12		ns
tRAH	Hold time, row address	8		10		10		ns
tRCH	Hold time, read command referenced to CAS (see Note 10)	0		0		0		ns
tRRH	Hold time, read command referenced to RAS (see Note 10)	0		0		0		ns
tWCH	Hold time, write command during CAS active (early-write only)	8		10		12		ns
<sup>t</sup> ROH	Hold time, RAS referenced to OE	8		10		10		ns
tWRH	Hold time, W high after RAS low (CBR refresh)	10		10		10		ns
tWTH	Hold time, W low after RAS low (test mode only)	10		10		10		ns
tCHR	Hold time, CAS referenced to RAS (CBR refresh only)	10		10		10		ns
<sup>t</sup> OEH	Hold time, OE command	13		15		18		ns
tRHCP	Hold time, RAS active from CAS precharge	28		35		40		ns

NOTES: 4. With ac parameters, it is assumed that  $t_T = 2$  ns.

- 8. In a read-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.
- 9. Referenced to the later of CAS or W in write operations
- 10. Either tRRH or tRCH must be satisfied for a read cycle.

SMKS893B - AUGUST 1996 - REVISED APRIL 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4) (continued)

			'41x409A-50 '42x409A-50		'41x409A-60 '42x409A-60		'41x409A-70 '42x409A-70		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tAWD	Delay time, column address to write command (read-write only)		42		49		57		ns
tCPW	Delay time, W low after xCAS precharge (read-write o	nly)	45		54		62		ns
<sup>t</sup> CRP	Delay time, CAS precharge to RAS		5		5		5		ns
tCWD	Delay time, CAS to write command (read-write only)		30		34		40		ns
<sup>t</sup> OED	Delay time, OE to data in		13		15		18		ns
tRAD	Delay time, RAS to column address (see Note 11)		10	25	12	30	12	35	ns
tRAL	Delay time, column address to RAS precharge		25		30		35		ns
tCAL	Delay time, column address to CAS precharge		18		20		25		ns
tRCD	Delay time, RAS to CAS (see Note 11)		12	37	14	45	14	52	ns
<sup>t</sup> RPC	Delay time, RAS precharge to CAS		5		5		5		ns
<sup>t</sup> RSH	Delay time, CAS active to RAS precharge		8		10		12		ns
tRWD	Delay time, RAS to write command (read-write only)		67		79		92		ns
t <sub>TAA</sub>	Access time from address (test mode)		30		35		40		ns
<sup>t</sup> TCPA	Access time, from column precharge (test mode)		35		40		45		ns
tTRAC	Access time, from RAS (test mode)		55		65		75		ns
tŢ	Transition time		2	30	2	30	2	30	ns
toes	Refresh time interval	'4x6409A		64		64		64	ms
tREF	renesii une liitervai	'4x7409A		32		32		32	ms

NOTES: 4. With ac parameters, it is assumed that  $t_T = 2$  ns.

11. The maximum value is specified only to ensure access time.




NOTE A: C<sub>L</sub> includes probe and fixture capacitance.

DEVICE	V <sub>CC</sub> (V)	R <sub>1</sub> (Ω)	R <sub>2</sub> (Ω)	V <sub>TH</sub> (V)	$R_L(\Omega)$
'41x409A	5	828	295	1.31	218
'42x409A	3.3	1178	868	1.4	500

Figure 2. Load Circuits for Timing Parameters

### PARAMETER MEASUREMENT INFORMATION



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 3. Read-Cycle Timing




Figure 4. Early-Write-Cycle Timing





Figure 5. Write-Cycle Timing


### PARAMETER MEASUREMENT INFORMATION



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing

### PARAMETER MEASUREMENT INFORMATION




NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

- B. Access time is t<sub>CPA</sub>-, t<sub>AA</sub>-, or t<sub>CAC</sub>-dependent.
  C. Output is turned off by t<sub>CEZ</sub> if RAS goes high during CAS low.

Figure 7. EDO Read Cycle

### PARAMETER MEASUREMENT INFORMATION



NOTE A: Output is turned off by  $t_{CEZ}$  if  $\overline{RAS}$  goes high during  $\overline{CAS}$  low.

Figure 8. EDO Read-Cycle With OE Control





Figure 9. EDO Read-Cycle With W Control


### PARAMETER MEASUREMENT INFORMATION



NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 10. EDO Early-Write-Cycle Timing

### PARAMETER MEASUREMENT INFORMATION




NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 11. EDO Write-Cycle Timing



### PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read- and write-timing specifications are not violated.

Figure 12. EDO Read-Write-Cycle Timing




Figure 13. RAS-Only Refresh-Cycle Timing






Figure 14. Automatic-CBR-Refresh-Cycle Timing




Figure 15. Hidden-Refresh-Cycle (Read) Timing




Figure 16. Hidden-Refresh-Cycle (Write) Timing




Figure 17. Test-Mode-Entry-Cycle Timing





Figure 18. Test-Mode-Exit-Cycle CBR-Refresh-Cycle Timing



### **MECHANICAL DATA**

### DJ (R-PDSO-J24/26)

### PLASTIC SMALL-OUTLINE J-LEAD PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

### **MECHANICAL DATA**

### DGA (R-PDSO-G24/26)


### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

### device symbolization (TMS416409A illustrated)



# TMS416409A, TMS417409A, TMS426409A, TMS427409A 4194304 BY 4-BIT EXTENDED DATA OUT DYNAMIC RANDOM-ACCESS MEMORIES SMKS893B – AUGUST 1996 – REVISED APRIL 1997



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated