

LIQUID CRYSTAL DISPLAY MODULE

M 1 6 3 2

USER MANUAL

Seiko Instruments Inc.

PREFACE

This manual describes technical informations on functions and instructions of M1632 from Seiko Instruments Inc. Please read this instruction manual carefully to understand all the module functions and make the best use of them. Description details may be changed without notice.

Revision Record

<u>Edition</u>	<u>Revision</u>	<u>Date</u>
1	Original	April 1985
2	Completely revised	Jan. 1987

© Seiko Instruments Inc. 1987

Printed in Japan

1. GENERAL

1.1 General

The M1632 is a low-power-consumption dot-matrix liquid crystal display (LCD) module with a high-contrast wide-view TN LCD panel and a CMOS LCD drive controller built in. The controller has a built-in character generator ROM/RAM, and display data RAM. All the display functions are controlled by instructions and the module can easily be interfaced with an MPU. This makes the module applicable to a wide range of purposes including terminal display units for microcomputers and display units for measuring gages.


1.2 Features

- 16-character, two-line TN liquid crystal display of 5 x 7 dot matrix + cursor
- Duty ratio: 1/16
- Character generator ROM for 192 character types.
(character font: 5 x 7 dot matrix)
- Character generator RAM for eight character types (program write)
(character font: 5 x 7 dot matrix)
- 80 x 8 bit display data RAM (80 characters maximum)
- Interface with four-bit and eight-bit MPUs possible
- Display data RAM and character generator RAM readable from MPU
- Many instruction functions

Display Clear, Cursor Home, Display ON/OFF, Cursor ON/OFF, Display Character Blink, Cursor Shift, and Display Shift

- Built-in oscillator circuit
- +5 V single power supply
- Built-in automatic reset circuit at power-on
- CMOS process
- Operating temperature range: 0°C to 50°C

1.3 Dimensions Diagram



Unit : mm/inch
General tolerance : ± 0.5 mm





Figure 1 Dimensions diagram

No.	Symbol	Level	Function	
1	Vss	-	Power Supply	0V (GND)
2	Vcc	-		5V ±10%
3	Vcc	-		for LCD Drive
4	RS	H/L	H: Data Input L: Instruction Input	
5	R/W	H/L	H: READ L: WRITE	
6	E	H, \overline{L}	Enable Signal	
7	DB0	H/L	Data Bus	
8	DB1	H/L		
9	DB2	H/L		
10	DB3	H/L		
11	DB4	H/L		
12	DB5	H/L		
13	DB6	H/L		
14	DB7	H/L		
15	V+ BL	-	Back Light Supply	4 - 4.2V 50-200mA
16	V- BL	-		0V (GND)

1.4 Block Diagram



1.5 Absolute Maximum Ratings

$V_{SS} = 0\text{ V}$

Item	Symbol	Standard	Unit	Remarks
Power supply voltage	V_{DD}	- 0.3 to + 7.0	V	
	V_{LC}	$V_{DD} - 13.5$ to $V_{DD} + 0.3$	V	
Input voltage	V_{in}	- 0.3 to $V_{DD} + 0.3$	V	
Operating temperature	T_{opr}	0 to + 50	°C	
Storage temperature	T_{stg}	- 20 to + 60	°C	At 50% RH

1.6 Electrical Characteristics

$V_{DD} = 5\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$, $T_A = 0^\circ\text{C}$ to 50°C

Item		Symbol	Conditions	Standard			Unit
				Min.	Typ.	Max.	
Input voltage	High	V_{IH1}		2.2	-	V_{DD}	V
	Low	V_{IL1}		0	-	0.6	V
Output voltage (TTL)	High	V_{OH1}	$-I_{OH} = 0.205\text{ mA}$	2.4	-	-	V
	Low	V_{OL1}	$I_{OL} = 1.2\text{ mA}$	-	-	0.4	V
Output voltage (CMOS)	High	V_{OH2}	$-I_{OH} = 0.04\text{ mA}$	$0.9V_{DD}$	-	-	V
	Low	V_{OL2}	$I_{OL} = 0.04\text{ mA}$	-	-	$0.1V_{DD}$	V
Power supply voltage		V_{DD}		4.75	5.00	5.25	V
		V_{LC}	$V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$	-	0.25	-	V
Current consumption		I_{DD}		-	2.0	3.0	mA
		I_{LC}	$V_{LC} = 0.25\text{ V}$	-	-	1.0	mA
Clock oscillation freq.		f_{osc}	Resistance oscillation	190	270	350	kHz


1.7 Optical Characteristics

1.7.1 Optical characteristics


Maximum viewing angle: 6 o'clock ($\varnothing = 0^\circ$)
 $T_A = 25^\circ\text{C}$, $V_{opr} = 4.75\text{ V}$

Item	Symbol	Conditions	Min.	Typ.	Max.	Remarks
Viewing angle	$\theta_2 - \theta_1$	$C \geq 2.0$, $\varnothing = 0^\circ$	35	—	—	See Notes 1 and 2.
Contrast	C	$\theta = 25^\circ$, $\varnothing = 0^\circ$	5	8	—	See Note 3.
Rise time	t_{on}	$\theta = 25^\circ$, $\varnothing = 0^\circ$	—	60 ms	70 ms	See Note 4.
Fall time	t_{off}	$\theta = 25^\circ$, $\varnothing = 0^\circ$	—	150 ms	170 ms	See Note 4.

Note 1: Definition of angles \varnothing and θ




Note 2: Definition of viewing angles θ_1 and θ_2




Note 3: Definition of contrast C

$$C = \frac{\text{Brightness (reflection) of unselected dot (B2)}}{\text{Brightness (reflection) of selected dot (B1)}}$$



Note 4: Definition of response time



V_{opr} : Operating voltage (V)
 f_{FRM} : Frame frequency (Hz)
 t_{on} : Response time (rise)(ms)
 t_{off} : Response time (fall)(ms)

1.7.2 Recommended operating voltage

The viewing angle and screen contrast of the LCD panel can be varied by changing the liquid crystal operating voltage (V_{opr}), that is V_{LC} .

The optical characteristics is influenced by an ambient temperature. The recommended value of V_{opr} for an ambient temperatures are shown below.

Temperature (°C)	0	10	25	40	50
Voltage V_{opr} (V)	5.00	4.90	4.75	4.60	4.50

$$V_{opr} = V_{DD} - V_{LC}$$

2. OPERATING INSTRUCTIONS

2.1 Terminal Functions

Table 1 Terminal functions

Signal name	No. of terminals	I/O	Destination	Function
DB ₀ to DB ₃	4	I/O	MPU	Tristate bidirectional lower four data buses: Data is read from the module to the MPU or written to the module from the MPU through the buses. If the interface data is 4 bits, the signals are not used.
DB ₄ to DB ₇	4	I/O	MPU	Tristate bidirectional upper four data buses: Data is read from the module to the MPU or written to the module from the MPU through the buses. DB ₇ is also used as a busy flag.
E	1	Input	MPU	Operation start signal: The signal activates data write or read.
R \overline{W}	1	Input	MPU	Read (R) and Write (\overline{W}) selection signals 0: Write 1: Read
RS	1	Input	MPU	Register selection signals 0: Instruction register (Write) Busy flag and address counter (Read) 1: Data register (Write and Read)
V _{LC}	1	-	Power supply	Power supply terminal for driving liquid crystal display: The screen contrast can be varied by changing V _{LC} .
V _{DD}	1	-	Power supply	+ 5 V
V _{SS}	1	-	Power supply	Ground terminal: 0 V

2.2 Basic Operations

2.2.1 Registers

The controller has two kinds of eight-bit registers: the instruction register (IR) and the data register (DR). They are selected by the register select (RS) signal as shown in Table 2.

The IR stores instruction codes such as Display Clear and Cursor Shift, and the address information of display data RAM (DD RAM) and character generator RAM (CG RAM). They can be written from the MPU, but cannot be read to the MPU.

The DR temporarily stores data to be written into DD RAM or CG RAM, or read from DD RAM or CG RAM. When data is written into DD RAM or CG RAM from the MPU, the data in the DR is automatically written into DD RAM or CG RAM by internal operation. However, when data is read from DD RAM or CG RAM, the necessary data address is written into the IR. The specified data is read out to the DR and then the MPU reads it from the DR. After the read operation, the next address is set and DD RAM or CG RAM data at the address is read into the DR for the next read operation.

Table 2 Register selection

RS	$\overline{R/W}$	Operation
0	0	IR selection, IR write. Internal operation : Display clear
0	1	Busy flag (DB ₇) and address counter (DB ₀ to DB ₆) read
1	0	DR selection, DR write. Internal operation : DR to DD RAM or CG RAM
1	1	DR selection, DR read. Internal operation : DD RAM or CG RAM to DR

2.2.2 Busy flag (BF)

The flag indicates whether the module is ready to accept the next instruction. As shown in Table 2, the signal is output to DB₇ if RS = 0 and $\overline{R/W} = 1$. If the value is 1, the module is working internally and the instruction cannot be accepted. If the value is 0, the next instruction can be written. Therefore, the flag status needs to be checked before executing an instruction. If an instruction is executed without checking the flag status, wait for more than the execution time shown by 2.4 Instruction Outline.


2.2.3 Address counter (AC)

The counter specifies an address when data is written into DD RAM or CG RAM and the data stored in DD RAM or CG RAM is read out. If an Address Set instruction (for DD RAM or CG RAM) is written in the IR, the address information is transferred from the IR to the AC. When display data is written into or read from DD RAM or CG RAM, the AC is automatically incremented or decremented by one according to the Entry Mode Set. The contents of the AC are output to DB₀ to DB₆ as shown in Table 2 if RS = 0 and $\overline{R/W} = 1$.

2.2.4 Display data RAM (DD RAM)

DD RAM has a capacity of up to 80×8 bits and stores display data of 80 eight-bit character codes. Some storage areas of DD RAM which are not used for display can be used as general data RAM.

A DD RAM address to be set in the AC is expressed in hexadecimal form as follows.



00H to 0FH of the DD RAM address is set in the line 1, and 40H to 4FH in the line 2.

Note : The addresses in the digit 16 of line 1 and the digit 1 of line 2 are not consecutive.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Display digit
Line 1	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	DD RAM address
Line 2	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	

If the display is shifted, DD RAM address 00H to 27H are displayed in line 1 and 40H to 67H in line 2. The following figures are examples of display shifts.

*Left shift

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Display digit
Line 1	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	DD RAM address
Line 2	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	

*Right shift

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Display digit
Line 1	27	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	DD RAM address
Line 2	67	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	

2.2.5 Character generator ROM (CG ROM)

Character generator ROM generates 192 types of 5 x 7 dot-matrix character patterns from eight-bit character codes.

Table 3 shows the correspondence between the CG ROM character codes and character patterns.

2.2.6 Character generator RAM (CG RAM)




CG RAM is used to create character patterns freely by programming. Eight types of character patterns can be written.

Table 4 shows the character patterns created from CG RAM addresses and data. To display a created character pattern, the character code in the left column of the table is written into DD RAM corresponding to the display position (digit). The areas not used for display are available as general data RAM.

Table 3 Correspondence between character codes and character patterns

Upper bit 4 bit Lower bit 4 bit	0	2	3	7	8	C	F	1010	1011	1100	1101	1110	1111
0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111	
××××0000	CG RAM (1)		0	a	P	、	P		、	9	9	o	p
××××0001	(2)	!	1	A	Q	a	4	a	7	7	4	ä	q
××××0010	(3)	"	2	B	R	b	r	r	イ	ウ	ノ	ß	ö
××××0011	(4)	#	3	C	S	c	s	、	ウ	7	E	s	∞
××××0100	(5)	*	4	D	T	d	t	、	エ	ト	ト	μ	Ω
××××0101	(6)	%	5	E	U	e	u	*	★	★	1	ε	ü
××××0110	(7)	&	6	F	V	f	v	ワ	カ	ニ	ヨ	ρ	Σ
××××0111	(8)	'	7	G	W	g	w	ア	★	ア	ワ	α	π
××××1000	(1)	<	8	H	X	h	x	イ	ウ	★	U	γ	Σ
××××1001	(2)	>	9	I	Y	i	y	ウ	ア	ノ	U	π	μ
××××1010	(3)	*	:	J	Z	j	z	エ	コ	ノ	レ	i	π
××××1011	(4)	+	:	K	E	k	ε	★	ア	ヒ	ロ	*	π
××××1100	(5)	,	<	L	*	l	l	ト	ウ	ウ	ウ	ε	π
××××1101	(6)	—	≡	M	J	m	ノ	ユ	ア	ノ	コ	ε	+
××××1110	(7)	:	>	N	^	n	+	ヨ	エ	ホ	*	π	
××××1111	(8)	/	?	O	—	o	ε	ウ	リ	ア	"	ö	■

Table 4 Relationships between CG RAM addresses and character codes (DD RAM) and character patterns (CG RAM data)

Character code (DD RAM data)	CG RAM address	Character pattern (CG RAM data)
7 6 5 4 3 2 1 0 ← Upper bit Lower bit →	5 4 3 2 1 0 ← Upper bit Lower bit →	7 6 5 4 3 2 1 0 ← Upper bit Lower bit →
0 0 0 0 * 0 0 0	0 0 0	 <p>Example of character pattern (R)</p> <p>← Cursor position</p>
0 0 0 0 * 0 0 1	0 0 1	 <p>Example of character pattern (Y)</p>
0 0 0 0 * 1 1 1	1 1 1	

Notes: • In CG RAM data, 1 corresponds to Selection and 0 to Non-selection on the display.

- Character code bits 0 to 2 and CG RAM address bits 3 to 5 correspond with each other (three bits, eight types).
- CG RAM address bits 0 to 2 specify a line position for a character pattern. Line 8 of a character pattern is the cursor position where the logical sum of the cursor and CG RAM data is displayed. Set the data of line 8 to 0 to display the cursor. If the data is changed to 1, one bit lights, regardless of the cursor.

The character pattern column positions correspond to CG RAM data bits 0 to 4 and bit 4 comes to the left end. CG RAM data bits 5 to 7 are not displayed but can be used as general data RAM.

When reading a character pattern from CG RAM, set to 0 all of character code bits 4 to 7. Bits 0 to 2 determine which pattern will be read out. Since bit 3 is not valid, 00H and 08H select the same character.

2.3 Timing Characteristics

2.3.1 Write timing characteristics

$V_{DD} = 5.0\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$, $T_A = 0^{\circ}\text{C}$ to 50°C

Item		Symbol	Standard		Unit
			Min.	Max.	
Enable cycle time		t_{CYCE}	1000	—	ns
Enable pulse width	High level	PW_{EH}	450	—	ns
Enable rise and fall time		t_{Er}, t_{Ef}	—	25	ns
Setup time	$RS, \overline{R\overline{W}} \rightarrow E$	t_{AS}	140	—	ns
Address hold time		t_{AH}	10	—	ns
Data setup time		t_{DSW}	195	—	ns
Data hold time		t_H	10	—	ns

Write operation




Figure 3 Data write from MPU to module

2.3.2 Read timing characteristics

$V_{DD} = 5.0\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$; $T_A = 0^\circ\text{C}^*$ to 50°C

Item		Symbol	Standard		Unit
			Min.	Max.	
Enable cycle time		t_{CYCE}	1000	—	ns
Enable pulse width	High level	PW_{EH}	450	—	ns
Enable rise and fall time		t_{Er}, t_{Ef}	—	25	ns
Setup time	$RS, \overline{R/W} \rightarrow E$	t_{AS}	140	—	ns
Address hold time		t_{AH}	10	—	ns
Data delay time		t_{DDR}	—	320	ns
Data hold time		t_{H}	20	—	ns

Read operation




Figure 4 Data read from module to MPU

2.4 Instruction Outline

Table 5 List of instructions

Instruction	Code											Function	Execution time
	RS	RW	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀			
(1) Display clear ✓	0	0	0	0	0	0	0	0	0	1	Clears all display and returns cursor to home position (address 0)	1.64 ms	
(2) Cursor Home ✓	0	0	0	0	0	0	0	0	1	*	Returns cursor to home position. Shifted display returns to home position and DD RAM contents do not change.	1.64 ms	
(3) Entry Mode Set ✓	0	0	0	0	0	0	0	1	1/D 1	S 0	Sets direction of cursor movement and whether display will be shifted when data is written or read	40 μs	
(4) Display ON / OFF control	0	0	0	0	0	0	1	1	C	n	Turns ON/OFF total display (D) and cursor (C), and makes cursor position column start blinking (n)	40 μs	
(5) Cursor/Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Moves cursor and shifts display without changing DD RAM contents	40 μs	
(6) Function Set ✓	0	0	0	0	1	DL	1	*	*	*	Sets interface data length (DL)	40 μs	
(7) CG RAM Address Set	0	0	0	1	A _{CG}						Sets CG RAM address to start transmitting or receiving CG RAM data	40 μs	
(8) DD RAM Address Set	0	0	1	A _{DD}						Sets DD RAM address to start transmitting or receiving DD RAM data	40 μs		
(9) BF/Address Read	0	1	BF	AC						Reads BF indicating module in internal operation and AC contents (used for both CG RAM and DD RAM)	0 μs		
(10) Data Write to CG RAM or DD RAM	1	0	Write Data						Writes data into DD RAM or CG RAM		40 μs		
(11) Data Read from CG RAM or DD RAM	1	1	Read Data						Reads data from DD RAM or CG RAM		40 μs		

* : Invalid bit

A_{CG} : CG RAM addressA_{DD} : DD RAM address

1/D = 1 : Increment

1/D = 0 : Decrement

C = 1 : Cursor ON

C = 0 : Cursor OFF

R/L = 1 : Right shift

R/L = 0 : Left shift

S = 1 : Display shift

S = 0 : No display shift

B = 1 : Blink ON

B = 0 : Blink OFF

DL = 1 : 8 bits

DL = 0 : 4 bits

D = 1 : Display ON

D = 0 : Display OFF

S/C = 1 : Display shift

S/C = 0 : Cursor movement

BF = 1 : Internal operation in progress

BF = 0 : Instruction can be accepted

2.5 Instruction Details

(1) Display Clear

	RS	R/W	DB ₇						DB ₀
Code	0	0	0	0	0	0	0	0	1

Display Clear clears all display and returns cursor to home position (address 0).

Space code 20 (hexadecimal) is written into all the addresses of DD RAM, and DD RAM address 0 is set to the AC. If shifted, the display returns to the original position. After execution of the Display Clear instruction, the entry mode is incremented.

Note : When executing the Display Clear instruction, follow the restrictions listed in Table 6.

(2) Cursor Home

	RS	R/W	DB ₇						DB ₀	
Code	0	0	0	0	0	0	0	0	1	*

* : Invalid bit

Cursor Home returns cursor to home position (address 0).

DD RAM address 0 is set to the AC. The cursor returns to the home position. If shifted, the display returns to the original position. The DD RAM contents do not change. If the cursor or blinking is ON, it returns to the left side.

Note : When executing the Cursor Home instruction, follow the restrictions listed in Table 6.

Table 6 Restrictions on execution of Display Clear and Cursor Home instructions

Conditions of use	Restrictions
When executing the Display Clear or Cursor Home instruction when the display is shifted (after execution of Display Shift instruction)	The Cursor Home instruction should be executed again immediately after the Display Clear or Cursor Home instruction is executed. Do not leave an interval of a multiple of $400/f_{osc}$ * second after the first execution. Example: 1.5 ms, 3 ms, 4.5 ms for $f_{osc} = 270$ kHz * f_{osc} : Oscillation frequency
When 23 ₁₁ , 27 ₁₁ , 63 ₁₁ , or 67 ₁₁ is used as a DD RAM address to execute Cursor Home instruction	Before executing the Cursor Home instruction, the data of the four DD RAM addresses given at the left should be read and saved. After execution, write the data again in DD RAM. (This restriction is necessary to prevent the contents of the DD RAM addresses from being destroyed after the Cursor Home instruction has been executed.)

(3) Entry Mode Set

	RS	R/W	DB ₇						DB ₀	
Code	0	0	0	0	0	0	0	1	I/D	S

Entry Mode Set sets the direction of cursor movement and whether display will be shifted.

I/D : The DD RAM address is incremented or decremented by one when a character code is written into or read from DD RAM. This is also true for writing into or reading from CG RAM.

When I/D = 1, the address is incremented by one and the cursor or blink moves to the right.

When I/D = 0, the address is decremented by one and the cursor or blink moves to the left.

S : If S = 1, the entire display is shifted either to the right or left for writing into DD RAM. The cursor position does not change, only the display moves. There is no display shift for reading from DD RAM.

When S = 1 and I/D = 1, the display shifts to the left.

When S = 1 and I/D = 0, the display shifts to the right.

If S = 0, the display does not shift.

(4) Display ON/OFF Control

	RS	R/W	DB ₇							DB ₀
Code	0	0	0	0	/0	0	1	D	C	B

Display ON/OFF Control turns the total display and the cursor ON and OFF, and makes the cursor position start blinking. Cursor ON/OFF and blinking is done at the column indicated by the specified DD RAM address by the AC.

D : When D = 1, the display is turned ON.

When D = 0, the display is turned OFF.

If D = 0 is used, display data remains in DD RAM. Change 0 to 1 to display data.

C : When $C = 1$, the cursor is displayed.

When $C = 0$, the cursor is not displayed.


The cursor is displayed in the dot line below the 5 x 7 dot-matrix character fonts. If the cursor is OFF, display data is written into DD RAM in the order specified by I/D.

B : When $B = 1$, the character at the cursor position starts blinking.


When $B = 0$, it does not blink.

For blinking, all-black dots and the character are switched about every 0.4 seconds. The cursor and blinking can be set at the same time.

Example: $C = 1$ (cursor display)



$B = 1$ (blinking)



(5) Cursor/Display Shift

	RS	R/W	DB ₇							DB ₀	
Code	0	0	0	0	0	1	S/C	R/L	*	*	* :Invalid bit


Cursor/Display Shift moves the cursor and shifts the display without changing the DD RAM contents.

The cursor position and the AC contents match. This instruction is available for display correction and retrieval because the cursor position or display can be shifted without writing or reading display data. Since the DD RAM capacity is 40-character and two lines, the cursor is shifted from digit 40 of line 1 to digit 1 of line 2. Displays of lines 1 and 2 are shifted at the same time. Therefore, the display pattern of line 2 is not shifted to line 1.

S/C	R/L	Operation
0	0	The cursor position is shifted to the left (the AC decrements one).
0	1	The cursor position is shifted to the right (the AC increments one).
1	0	The entire display is shifted to the left with the cursor.
1	1	The entire display is shifted to the right with the cursor.

Note: If only display shift is done, the AC contents do not change.

(6) Function Set




Function Set sets the interface data length.

- DL : Interface data length
 - When DL = 1, the data length is set at eight bits (DB₇ to DB₀).
 - When DL = 0, the data length is set at four bits (DB₇ to DB₄).
 - The upper four bits are transferred first, then the lower four bits follow.

The Function Set instruction must be executed prior to all other instructions except for Busy Flag/Address Read. If another instruction is executed first, no function instruction except changing the interface data length can be executed.

Remarks: Initialization

The system is automatically initialized at power-on if the following power supply conditions are satisfied.



*t_{OFF}: Time when power supply is OFF if cut instantaneously or turned ON and OFF repeatedly


The following instructions are executed for initialization.

- 5 x 7 dot-matrix character font: 1/8 duty
- Display clear
- Function Set DL = 1: Interface data length: 8 bits
- Display ON/OFF Control D = 0: Display OFF
 C = 0: Cursor OFF
 B = 0: Blink OFF
- Entry mode I/O = 1: Increment
 S = 0: No display shift


Since the condition is not suitable for the M1632, further function setting is necessary.

If automatic initialization is not executed because the above power supply conditions are not satisfied, use the instruction from next page on.


(a) Interface data length : Eight bits



(b) Interface data length: Four bits




(7) CG RAM Address Set




CG RAM addresses expressed as binary AAAAAAA are set to the AC. Then data in CG RAM is written from or read to the MPU.

(8) DD RAM Address Set



DD RAM addresses expressed as binary AAAAAAA are set to the AC. Then data in DD RAM is written from or read to the MPU. The addresses used for display in line 1 (AAAAAAA) are 00H to 27H and those for line 2 (AAAAAAA) are 40H to 67H.

(9) Busy Flag/Address Read




The BF signal is read out, indicating that the module is working internally because of the previous instruction.

When BF = 1, the module is working internally and the next instruction cannot be accepted until the BF value becomes 0.

When BF = 0, the next instruction can be accepted.


Therefore, make sure that BF = 0 before writing the next instruction. The AC values of binary AAAAAAA are read out at the same time as reading the busy flag. The AC addresses are used for both CG RAM and DD RAM but the address set before execution of the instruction determines which address is to be used.

(10) Data Write to CG RAM or DD RAM



Binary eight-bit data DDDDDDDD is written into CG RAM or DD RAM. The CG RAM Address Set instruction of (7) or the DD RAM Address Set instruction of (8) before this instruction selects either RAM. After the write operation, the address and display shift are determined by the entry mode setting.

(11) Data Read from CG RAM or DD RAM



Binary eight-bit data DDDDDDDD is read from CG RAM or DD RAM. The CG RAM Address Set instruction of (7) or the DD RAM Address Set instruction of (8) before this instruction selects either RAM. In addition, either instruction (7) or (8) must be executed immediately before this instruction. If no address set instruction is executed before a read instruction, the first data read becomes invalid. If read instructions are executed consecutively, data is normally read from the second time. However, if the cursor is shifted by the Cursor Shift instruction when reading DD RAM, there is no need to execute an address set instruction because the Cursor Shift instruction does this.

After the read operation, the address is automatically incremented or decremented by one according to the entry mode, but the display is not shifted.

Note : The AC is automatically incremented or decremented by one according to the entry mode after a write instruction is executed to write data in CG RAM or DD RAM. However, the data of the RAM selected by the AC are not read out even if a read instruction is executed immediately afterwards.

Correct data is read out under the following conditions.

- An address set instruction is executed immediately before readout.
- For DD RAM, the Cursor Shift instruction is executed immediately before readout.
- The second, or later, instruction is executed in consecutive execution of read instructions.

2.6 Examples of Instruction Use

(1) Interface data length: Eight bits

No.	Instruction	Display	Operation												
1	<p>Power-on</p> <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr></table>	RS	R/W	DB ₇	—	DB ₀						<table><tr><td></td></tr><tr><td></td></tr></table>			The built-in reset circuit initializes the module.
RS	R/W	DB ₇	—	DB ₀											
2	<p>Function Set ✓</p> <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>0</td><td>0</td><td>0 0 1 1 1</td><td>*</td><td>*</td></tr></table>	RS	R/W	DB ₇	—	DB ₀	0	0	0 0 1 1 1	*	*	<table><tr><td></td></tr><tr><td></td></tr></table>			The interface data length is set to 8 bits. The character format becomes 5 x 7 dot-matrix at 1/16 duty cycle.
RS	R/W	DB ₇	—	DB ₀											
0	0	0 0 1 1 1	*	*											
3	<p>Display ON/OFF Control</p> <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>0</td><td>0</td><td>0 0 0 0 1 1 1</td><td>0</td></tr></table>	RS	R/W	DB ₇	—	DB ₀	0	0	0 0 0 0 1 1 1	0	<table><tr><td>—</td></tr><tr><td></td></tr></table>	—		The display and cursor are turned ON, but nothing is displayed.	
RS	R/W	DB ₇	—	DB ₀											
0	0	0 0 0 0 1 1 1	0												
—															
4	<p>Entry Mode Set</p> <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>0</td><td>0</td><td>0 0 0 0 0 1 1</td><td>0</td></tr></table>	RS	R/W	DB ₇	—	DB ₀	0	0	0 0 0 0 0 1 1	0	<table><tr><td>—</td></tr><tr><td></td></tr></table>	—		The address is incremented by one and the cursor shifts to the right in a write operation to internal RAM. The display is not shifted.	
RS	R/W	DB ₇	—	DB ₀											
0	0	0 0 0 0 0 1 1	0												
—															
5	<p>Write to CG RAM or DD RAM</p> <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>1</td><td>0</td><td>0 1 0 0 1 1 0</td><td>0</td></tr></table>	RS	R/W	DB ₇	—	DB ₀	1	0	0 1 0 0 1 1 0	0	<table><tr><td>L_</td></tr><tr><td></td></tr></table>	L_		L is written. The AC is incremented by one and the cursor shifts to the right.	
RS	R/W	DB ₇	—	DB ₀											
1	0	0 1 0 0 1 1 0	0												
L_															
6	<p>Write to CG RAM or DD RAM</p> <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>1</td><td>0</td><td>0 1 0 0 0 0 1</td><td>1</td></tr></table>	RS	R/W	DB ₇	—	DB ₀	1	0	0 1 0 0 0 0 1	1	<table><tr><td>LC_</td></tr><tr><td></td></tr></table>	LC_		C is written.	
RS	R/W	DB ₇	—	DB ₀											
1	0	0 1 0 0 0 0 1	1												
LC_															
7															
8	<p>Write to CG RAM or DD RAM</p> <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>1</td><td>0</td><td>0 0 1 1 0 0 1</td><td>0</td></tr></table>	RS	R/W	DB ₇	—	DB ₀	1	0	0 0 1 1 0 0 1	0	<table><tr><td>LCD MODULE M1632</td></tr><tr><td></td></tr></table>	LCD MODULE M1632		2 is written in digit 16. Cursor disappears.	
RS	R/W	DB ₇	—	DB ₀											
1	0	0 0 1 1 0 0 1	0												
LCD MODULE M1632															


No.	Instruction	Display	Operation												
9	DD RAM address set <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>0</td><td>0</td><td>1 1 0 0 0 0 0 0</td><td></td><td></td></tr></table>	RS	R/W	DB ₇	—	DB ₀	0	0	1 1 0 0 0 0 0 0			<table><tr><td>LCD MODULE M1632</td></tr><tr><td>—</td></tr></table>	LCD MODULE M1632	—	The DD RAM address is set so that the cursor appears at digit 1 of line 2.
RS	R/W	DB ₇	—	DB ₀											
0	0	1 1 0 0 0 0 0 0													
LCD MODULE M1632															
—															
10	Write to CG RAM or DD RAM <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>1</td><td>0</td><td>0 0 1 1 0 0 0 1</td><td></td><td></td></tr></table>	RS	R/W	DB ₇	—	DB ₀	1	0	0 0 1 1 0 0 0 1			<table><tr><td>LCD MODULE M1632</td></tr><tr><td>1_</td></tr></table>	LCD MODULE M1632	1_	1 is written.
RS	R/W	DB ₇	—	DB ₀											
1	0	0 0 1 1 0 0 0 1													
LCD MODULE M1632															
1_															
11	Write to CG RAM or DD RAM <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>1</td><td>0</td><td>0 0 1 1 0 1 1 0</td><td></td><td></td></tr></table>	RS	R/W	DB ₇	—	DB ₀	1	0	0 0 1 1 0 1 1 0			<table><tr><td>LCD MODULE M1632</td></tr><tr><td>16_</td></tr></table>	LCD MODULE M1632	16_	6 is written.
RS	R/W	DB ₇	—	DB ₀											
1	0	0 0 1 1 0 1 1 0													
LCD MODULE M1632															
16_															
12															
13	Write to CG RAM or DD RAM <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>1</td><td>0</td><td>0 1 0 1 0 0 1 1</td><td></td><td></td></tr></table>	RS	R/W	DB ₇	—	DB ₀	1	0	0 1 0 1 0 0 1 1			<table><tr><td>LCD MODULE M1632</td></tr><tr><td>16DIGITS, 2LINES</td></tr></table>	LCD MODULE M1632	16DIGITS, 2LINES	5 is written.
RS	R/W	DB ₇	—	DB ₀											
1	0	0 1 0 1 0 0 1 1													
LCD MODULE M1632															
16DIGITS, 2LINES															
14	DD RAM address set <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>0</td><td>0</td><td>1 0 0 0 0 0 0 0</td><td></td><td></td></tr></table>	RS	R/W	DB ₇	—	DB ₀	0	0	1 0 0 0 0 0 0 0			<table><tr><td>LCD MODULE M1632</td></tr><tr><td>16DIGITS, 2LINES</td></tr></table>	LCD MODULE M1632	16DIGITS, 2LINES	The cursor returns to the home position.
RS	R/W	DB ₇	—	DB ₀											
0	0	1 0 0 0 0 0 0 0													
LCD MODULE M1632															
16DIGITS, 2LINES															
15	Display clear <table><tr><td>RS</td><td>R/W</td><td>DB₇</td><td>—</td><td>DB₀</td></tr><tr><td>0</td><td>0</td><td>0 0 0 0 0 0 0 1</td><td></td><td></td></tr></table>	RS	R/W	DB ₇	—	DB ₀	0	0	0 0 0 0 0 0 0 1			<table><tr><td>—</td></tr><tr><td></td></tr></table>	—		All the display disappears and the cursor remains at the home position.
RS	R/W	DB ₇	—	DB ₀											
0	0	0 0 0 0 0 0 0 1													
—															
16															

(2) Interface data length: Four bits

No.	Instruction	Display	Operation											
1	<p>Power-on</p> <table><tr><th>RS</th><th>R/W</th><th>DB₇ — DB₄</th></tr><tr><td></td><td></td><td></td></tr></table>	RS	R/W	DB ₇ — DB ₄				<table><tr><td></td></tr><tr><td></td></tr></table>			The built-in reset circuit initializes the module.			
RS	R/W	DB ₇ — DB ₄												
2	<p>Function Set</p> <table><tr><th>RS</th><th>R/W</th><th>DB₇ — DB₄</th></tr><tr><td>0</td><td>0</td><td>0 0 1 0</td></tr><tr><td></td><td></td><td></td></tr></table>	RS	R/W	DB ₇ — DB ₄	0	0	0 0 1 0				<table><tr><td></td></tr><tr><td></td></tr></table>			Four-bit operation mode is set. *Eight-bit operation mode is set by initialization, and the instruction is executed only once.
RS	R/W	DB ₇ — DB ₄												
0	0	0 0 1 0												
3	<p>Function Set</p> <table><tr><th>RS</th><th>R/W</th><th>DB₇ — DB₄</th></tr><tr><td>0</td><td>0</td><td>0 0 1 0</td></tr><tr><td>0</td><td>0</td><td>1 * * *</td></tr></table>	RS	R/W	DB ₇ — DB ₄	0	0	0 0 1 0	0	0	1 * * *	<table><tr><td></td></tr><tr><td></td></tr></table>			The 4-bit operation mode, 1/16 duty cycle, and 5 x 7 dot-matrix character format are selected. Then 4-bit operation mode starts.
RS	R/W	DB ₇ — DB ₄												
0	0	0 0 1 0												
0	0	1 * * *												
4	<p>Display ON/OFF Control</p> <table><tr><th>RS</th><th>R/W</th><th>DB₇ — DB₄</th></tr><tr><td>0</td><td>0</td><td>0 0 0 0</td></tr><tr><td>0</td><td>0</td><td>1 1 1 0</td></tr></table>	RS	R/W	DB ₇ — DB ₄	0	0	0 0 0 0	0	0	1 1 1 0	<table><tr><td>—</td></tr><tr><td></td></tr></table>	—		The display and cursor are turned ON, but nothing is displayed.
RS	R/W	DB ₇ — DB ₄												
0	0	0 0 0 0												
0	0	1 1 1 0												
—														
5	<p>Entry Mode Set</p> <table><tr><th>RS</th><th>R/W</th><th>DB₇ — DB₄</th></tr><tr><td>0</td><td>0</td><td>0 0 0 0</td></tr><tr><td>0</td><td>0</td><td>0 1 1 0</td></tr></table>	RS	R/W	DB ₇ — DB ₄	0	0	0 0 0 0	0	0	0 1 1 0	<table><tr><td>—</td></tr><tr><td></td></tr></table>	—		The address is incremented by one and the cursor shifts to the right in a write operation to internal RAM. The display is not shifted.
RS	R/W	DB ₇ — DB ₄												
0	0	0 0 0 0												
0	0	0 1 1 0												
—														
6	<p>Write to CG RAM or DD RAM.</p> <table><tr><th>RS</th><th>R/W</th><th>DB₇ — DB₄</th></tr><tr><td>1</td><td>0</td><td>0 1 0 0</td></tr><tr><td>1</td><td>0</td><td>1 1 0 0</td></tr></table>	RS	R/W	DB ₇ — DB ₄	1	0	0 1 0 0	1	0	1 1 0 0	<table><tr><td>L—</td></tr><tr><td></td></tr></table>	L—		L is written. the AC is incremented by one and the cursor shifts to the right.
RS	R/W	DB ₇ — DB ₄												
1	0	0 1 0 0												
1	0	1 1 0 0												
L—														

2.7 MPU Connection Diagrams

2.7.1 Z80A



2.7.2 Z80A and 8255A

