








Compute Unified Device Architecture







Control	ALU	ALU					
	ALU	ALU					
Cache							
DRAM							
CPU							





Types of parallelism

Task Parallelism

- Parallelize different, independent computation
- Distribute tasks to processors
- e.g. Multitasking, Pipeline Parallelism

Data Parallelism

- Parallelize same computation on different, independent data
- Distribute data to processors
- e.g. Image Processing, Loop-level Parallelism, Tiling, Divide and Conquer




Amdahl's Law

 Speedup S over purely sequential implementation

$$S = \frac{1}{(1-P) + \frac{P}{N}}$$

P: parallelizable part

N: # of processors






GPU Architecture





 Goal: get the best performance for a single heavy weight thread

- Big data caches
- Low latency arithmetic units
- Complex Control Logic:
 - Branch prediction
 - Out-of-order-execution
- → Latency oriented design






CPU

ALU ALU Control ALU ALU Cache **DRAM**

GPU


TU

- Goal: get the best performance for thousands of simple threads
- Small caches
- Hide latency with computation
- In-order execution with no branch prediction
- Issue the same command to multiple cores
- → Throughput oriented design





CPU vs GPU





Flynn's Taxonomy

 SISD single-instruction, single-data (e.g. single core CPU)

 MIMD multiple-instruction, multiple-data (e.g. multi core CPU)

 SIMD single-instruction, multiple-data (e.g. data-based parallelism)


 MISD multiple-instruction, single-data (e.g. fault-tolerant computers)



CUDA GPU (Maxwell)









Streaming Multiprocessors (SM/SMX)

- SIMD hardware
- 32 threads form a warp
- Each thread within a warp must execute the same instruction (or be deactivated)
- 1 instruction → 32 values computed
- handle more warps than cores to hide latency











Memory requests





























































The CUDA Programming Model



Writing parallel code

- Current GPUs have 3072 cores (GTX TITAN X)
- Need more threads than cores (warp scheduler)
- Writing code for 10000 threads / 300 warps?
- → Single-program, multiple-data (SPMD) model
 - Write one program that is executed by all threads



CUDA C

CUDA C is C (C++) with additional keywords to control parallel execution

- Type qualifiers
- Builtins
- Intrinsics
- Runtime API
- GPU kernel launches

```
device
           float x;
  global
           void func(int* mem)
                                     GPU code
    shared int y[32];
                                     (device code)
 y[threadIdx.x] = blockIdx.x;
    syncthreads();
                                     CPU code
cudaMalloc(&d mem, bytes);
                                     (host code)
func<<<10,10>>> (d mem);
```



CUDA Runtime API

- Write Host (CPU) and Device (GPU) Code into the same file
- nvcc compiler driver takes care of
 - separating Host and Device code
 - generating additional Host code
 - e.g. for kernel launches
 - sending each part through the respective toolchain



Kernel

- A function that is executed on the GPU
- Each thread is executing the same function

```
__global__ void myfunction(float *input, float* output)
{
   *output = *input;
}
```

- Indicated by __global__
- must have return value void



Parallel Kernel

Kernel is split up in blocks of threads





Launching a kernel

- Requires threads per block, number of blocks
- Launched is asynchronous

```
dim3 blockSize(128,1,1);
dim3 gridSize(12,1,1)
myfunction<<<gridSize,blockSize>>>(input, output);
```

- Block and thread setup specified within <<< , >>>
- Input parameters are copied to the GPU



Distinguishing between threads

blockld and threadld

0,0	1,0	2,0	3,00,04,0	5,0	6,0	7,0	0,0	1,0	2,0	3,0 <mark>1</mark> , 0 4,0	5,0	6,0	7,0
0,0	1,0	2,0	3, 0 , 1 4,0	5,0	6,0	7,0	0,0	1,0	2,0	3,0 <mark>1</mark> 1 4,0	5,0	6,0	7,0
0,0	1,0	2,0	3, <mark>0</mark> ,24,0	5,0	6,0	7,0	0,0	1,0	2,0	3,0 <mark>1 ,2</mark> 4,0	5,0	6,0	7,0
0,0	1,0	2,0	3,0,34,0	5,0	6,0	7,0	0,0	1,0	2,0	3,0 <mark>1</mark> ,34,0	5,0	6,0	7,0
0,0	1,0	2,0	3, 0 4 4,0	5,0	6,0	7,0	0,0	1,0	2,0	3,0 <mark>1</mark> 4 4,0	5,0	6,0	7,0
0,0	1,0	2,0	3,0,54,0	5,0	6,0	7,0	0,0	1,0	2,0	3,01,54,0	5,0	6,0	7,0
0,0	1,0	2,0	3,0,64,0	5,0	6,0	7,0	0,0	1,0	2,0	3,01,64,0	5,0	6,0	7,0
0,0	1,0	2,0	3, 0 , 7 4,0	5,0	6,0	7,0	0,0	1,0	2,0	3,0 <mark>1</mark> ,74,0	5,0	6,0	7,0
0,0	1,0	2,0	3, 0 ,84,0	5,0	6,0	7,0	0,0	1,0	2,0	3,0 <mark>1</mark> <mark>8</mark> 4,0	5,0	6,0	7,0
0,0	1,0	2,0	3,00	5,0	6,0	7,0	0,0	1,0	2,0	3,0 <mark>1</mark> ,94,0	5,0	6,0	7,0
0,0	1,0	2,0	₃0, 1 40	5,0	6,0	7,0	0,0	1,0	2,0	3 1,14 0	5,0	6,0	7,0
0,0	1,0	2,0	3 0,11	5,0	6,0	7,0	0,0	1,0	2,0	3 1, 11 0	5,0	6,0	7,0


Distinguishing between threads

- using threadIdx and blockIdx execution paths are chosen
- with blockDim and gridDim number of threads can be determined

```
__global__ void myfunction(float *input, float*
output)
{
   uint id = threadIdx.x + blockIdx.x * blockDim.x;
   output[id] = input[id];
}
```



Grids, Blocks, Threads






Blocks

- Threads within one block...
 - are executed together on the same SM
 - can synchronize
 - can communicate efficiently
 - share the same local cache
 - → can be used to cooperatively compute some result
- Threads of different blocks...
 - may be executed one after another on different SMs
 - cannot synchronize
 - can only communicate inefficiently
 - → should work independently of other blocks



Block Scheduling

- Block queue feeds multiprocessors
- Number of available multiprocessors determines number of concurrently executed blocks





Blocks to warps

- On each multiprocessor each block is split up in warps
- Threads with the lowest id map to the first warp


0,0	1,0	2,0	3,0	4,0	5,0	6,0	7,0	8,0	9,0	10,0	11,0	12,0	13,0	14,0	15,0
0,1	1,1	2,1	3,1	4,1	5,1	6,1	7,1	8,1	9,1	10,1	11,1	12,1	13,1	14,1	15,1
0,2	1,2	2,2	3,2	4,2	5,2	6,2	7,2	8,2	9,2	10,2	11,2	12,2	13,2	14,2	15,2
0,3	1,3	2,3	3,3	4,3	5,3	6,3	7,3	8,3	9,3	10,3	11,3	12,3	13,3	14,3	15,3
0,4	1,4	2,4	3,4	4,4	5,4	6,4	7,4	8,4	9,4	10,4	11,4	12,4	13,4	14,4	15,4
0,5	1,5	2,5	3,5	4,5	5,5	6,5	7,5	P 2 8,5	9,5	10,5	11,5	12,5	13,5	14,5	15,5
0,6	1,6	2,6	3,6	4,6	5,6	6,6	7,6	8,6	9,6	10,6	11,6	12,6	13,6	14,6	15,6
0,7	1,7	2,7	3,7	4,7	5,7	6,7	7,7	8,7	9,7	10,7	11,7	12,7	13,7	14,7	15,7



Example: Matrix Multiplication



$C = A \cdot B$





```
std::vector<float> cpu multiply(const std::vector<float>& A, size t A cols, size t A rows,
      const std::vector<float>& B, size t B cols, size t B rows)
 9
10
       std::cout << "computing C on the CPU";
       size t C rows = A rows,
11
              C cols = B cols:
12
       std::vector<float> C(C_rows*C_cols);
13
14
15
       PointInTime t0;
       size t elements = A cols;
16
       auto cIt = C.begin();
17
18
       for(size t y = 0; y < C rows; ++y)
19
         for(size t x = 0; x < C cols; ++x)
                                                          Loop-based parallelism
20
21
           float c xy = 0;
22
           for(size t i = 0; i < elements; ++i)</pre>
23
             c_{xy} += A[y*A_{cols} + i]*B[i*B_{cols} + x];
24
           *cIt++ = c xy;
25
26
       PointInTime t1;
       std::cout << " done in " << (t1-t0) << " seconds\n";
27
       return C;
28
29
```



```
global void d multiply(const float* A, int A cols, int A rows,
82
83
                                 const float* B, int B cols, int B rows,
                                 float* C)
84
   _
85
                                              for(size_t y = 0; y < C_rows; ++y)</pre>
       int C cols = B cols,
86
                                                for(size t x = 0; x < C cols; ++x)
           C rows = A rows;
87
88
89
       int x = blockIdx.x*blockDim.x + threadIdx.x;
       int y = blockIdx.y*blockDim.y + threadIdx.y;
90
91
92
93
       int elements = A_cols;
94
       float c xy = 0;
95
       for(int i = 0; i < elements; ++i)</pre>
           c_xy += A[y*A_cols + i]*B[i*B_cols + x];
96
      C[y*C_cols + x] = c_xy;
97
98
99
```




Kernel call



```
E:\teaching\ezg2\documents\Cuda_lecture\matrixmultiplication\build\Release\matrixmultiplication.exe
going to use Tesla K20c
creating matrix A (800×1600)
creating matrix B (1600×800)
computing C on the CPU done in 0.0448455 seconds
computing C on the GPU done in 0.0448455 seconds (0.0447093s on device)
computing difference
Max absolute difference: 7.62939e-0050 -107.123 -107.123
 Avg rel difference: 1.77451e-006
```



Memory Spaces





Registers

- Private for each thread
- Fastest memory
- Automatically allocated from per SM register file (number of registers per block)
- no keyword



Global Memory

- Main GPU memory
- Accessible from all blocks/threads
- Access pattern matters
 - Older devices coalescing!
 - Newer devices: close together
- Slowest on device memory (up to 1000x times slower than registers)
- Cached on newer devices
- device /cudaMalloc



Texture Memory

- Accessible from all blocks/threads
- Cached on all devices
 - Special layout for 2D and 3D textures
- Hardware interpolation (same as OpenGL)
- Automatic handling of boundary cases
- Normalized texture coordinates
- Conversion to float
- No concurrent read and write
- cudaMallocArray + cudaBindTextureToArray




Constant Memory

- Read-only
- Ideal for coefficients and other data that is read uniformly by warps
- Cached on all devices
- __constant__ + cudaMemcpyToSymbol



Shared Memory

- Shared access within one block (lifetime: block)
- Located on multiprocessor → very fast
- Limited available size on multiprocessor
- Crossbar: simultaneous access to distinct banks





Local Memory


- If above register limited, registered are spilled to global
- Very slow in comparison to registers
- Besides that same behavior as registers
- Always perfect access pattern



Host Memory

- Can be mapped to device memory space
- Same data can be accessed from host and device concurrently
- Even slower than global memory
- Mapped memory:

 cudaHostAlloc With cudaHostAllocMapped





Memory Allocation

	Global	Constant	Shared	Local	Registers	
Host Code	Dynamic allocation	No allocation	Dynamic allocation	No allocation	No allocation	
	R/W	R/W	No access	No access	No access	
Device Code	Static allocation (Dynamic allocation)	Static allocation	Static allocation	Static Allocation	Static Allocation	
	R/W	Read-only	R/W	R/W	R/W	

Matrix Multiplication: Memory

```
//GLOBAL MEMORY ALLOCATION
float *d A, *d B, *d C;
cudaMalloc(&d A, A cols*A rows*sizeof(float));
cudaMalloc(&d B, B cols*B rows*sizeof(float));
cudaMalloc(&d C, C cols*C rows*sizeof(float));
//MEMORY TRANSFER
cudaMemcpy(d A, &A[0], A cols*A rows*sizeof(float), cudaMemcpyHostToDevice);
cudaMemcpy(d B, &B[0], B cols*B rows*sizeof(float), cudaMemcpyHostToDevice);
//THE KERNEL CALL
dim3 blockSize(16,16,1);
dim3 gridSize( C cols/blockSize.x, C rows/blockSize.y, 1);
d multiply<<<gridSize, blockSize>>>(d A, A cols, A rows, d B, B cols, B rows, d C);
//SYNCHRONIZE
cudaError err = cudaDeviceSynchronize();
//COPY TO HOST
std::vector<float> C(C rows*C cols);
cudaMemcpy(&C[0], d C, C cols*C rows*sizeof(float), cudaMemcpyDeviceToHost);
//MEMORY CLEAN UP
cudaFree(d A);
cudaFree(d B);
cudaFree(d C);
```




Example: Tiled Matrix Multiplication

Matrix Multiplication: Problems

- A lot of memory access with little computations only
- Memory access is all going to slow global memory
- In a block the same memory is needed by multiple threads
- →use shared memory to load one tile of data, consume the data together, advance to next block







```
68
     global void d multiply tiled(const float* A, int A cols, int A rows,
69
                                       const float* B, int B cols, int B rows,
70 Ė
                                       float* C)
71
       __shared__ float s_A_TILE[TILE_WIDTH][TILE_WIDTH];
72
       __shared__ float s_B_TILE[TILE_WIDTH][TILE_WIDTH];
73
74
75
       int x = blockIdx.x*TILE WIDTH + threadIdx.x;
                                                         Blocksize: TILE WIDTH x TILE WIDTH
76
       int v = blockIdx.v*TILE WIDTH + threadIdx.v;
77
78
       float c xy = 0;
79
       int elements = A cols;
       int tiles = elements/TILE WIDTH;
80
       //loop over tiles
81
       for(int tile = 0; tile < tiles; ++tile)</pre>
82
83
       {
                                                   c_xy += A[y*A_cols + i]*B[i*B_cols + x];
84
           //load to shared
85
           s_A_TILE[threadIdx.y][threadIdx.x] = A[y*A_cols + tile*TILE_WIDTH + threadIdx.x];
           s B TILE[threadIdx.y][threadIdx.x] = B[(tile*TILE WIDTH + threadIdx.y)*B cols + x];
86
87
           for(int i = 0; i < TILE WIDTH; ++i)</pre>
88
             c xy += s A TILE[threadIdx.y][i] * s B TILE[i][threadIdx.x];
89
90
91
      C[v*B cols + x] = c_xy;
92
93
```



```
E:\teaching\ezg2\documents\Cuda_lecture\matrixmultiplication\build\Release\matrixmultiplication.exe
going to use Tesla K20c
creating matrix A (800×1600)
creating matrix B (1600×800)
computing C on the GPU done in 0.0448499 seconds (0.0447236s on device)
computing C on the GPU in tiled mode done in 0.0204522 seconds (0.0203098s on de
computing difference
Max absolute difference: 266.558@ -148.537 118.021
Avg rel difference: 12.796
```



```
68
      global void d multiply tiled(const float* A, int A cols, int A rows,
69
                                      const float* B, int B cols, int B rows,
70 Ė
                                      float* C)
71
72
       shared float s A TILE[TILE WIDTH][TILE WIDTH];
73
       shared float s B TILE[TILE WIDTH][TILE WIDTH];
74
75
      int x = blockIdx.x*TILE_WIDTH + threadIdx.x;
76
      int y = blockIdx.y*TILE WIDTH + threadIdx.y;
77
78
      float c xy = 0;
79
      int elements = A cols;
      int tiles = elements/TILE WIDTH;
80
      //loop over tiles
81
      for(int tile = 0; tile < tiles; ++tile)</pre>
82
83
      {
84
          //load to shared
85
          s A TILE[threadIdx.y][threadIdx.x] = A[y*A cols + tile*TILE WIDTH + threadIdx.x];
           s_B_TILE[threadIdx.y][threadIdx.x] = B[(tile*TILE_WIDTH + threadIdx.y)*B_cols + x];
86
87
            syncthreads()
                                                       Read from another thread before loaded!!
          for(int i = 0; 1 < TILE WIDTH; ++i)
88
89
            c xy += s A TILE[threadIdx.y][i] * s B TILE[i][threadIdx.x];
90
91
      C[y*B cols + x] = c xy;
92
93
```



```
E:\teaching\ezg2\documents\Cuda_lecture\matrixmultiplication\build\Release\matrixmultiplication.exe
going to use Tesla K20c
creating matrix A (800x1600)
creating matrix B (1600x800)
computing C on the GPU done in 0.0448634 seconds (0.0447364s on device)
computing C on the GPU in tiled mode done in 0.0207124 seconds (0.0204656s on de
 computing difference
 Max absolute difference: 30.34380 34.7161 4.37228
Avg rel difference: 0.571838
```




```
global void d multiply tiled(const float* A, int A cols, int A rows,
68
69
                                      const float* B, int B cols, int B rows,
                                      float* C)
70 =
71
72
       shared float s A TILE[TILE WIDTH][TILE WIDTH];
73
       shared float s B TILE[TILE WIDTH][TILE WIDTH];
74
75
      int x = blockIdx.x*TILE WIDTH + threadIdx.x;
76
      int y = blockIdx.y*TILE WIDTH + threadIdx.y;
77
      float c xy = 0;
78
79
      int elements = A_cols;
      int tiles = elements/TILE WIDTH;
80
      //loop over tiles
81
      for(int tile = 0; tile < tiles; ++tile)</pre>
82
83
      {
84
          //load to shared
85
           s A TILE[threadIdx.y][threadIdx.x] = A[y*A cols + tile*TILE WIDTH + threadIdx.x];
           s_B_TILE[threadIdx.y][threadIdx.x] = B[(tile*TILE_WIDTH + threadIdx.y)*B_cols + x];
86
87
            syncthroads():
                                                       Overwritten before read from other thread!!
           for (int i = 0; i < TILE_WIDTH; ++1)
88
            c xy += s A TILE[threadIdx.y][i] * s_B_TILE[i][threadIdx.x];
89
90
           syncthreads();
91
92
      C[y*B cols + x] = c xy;
93
```




```
E:\teaching\ezg2\documents\Cuda_lecture\matrixmultiplication\build\Release\matrixmultiplication.exe
going to use Tesla K20c
creating matrix A (800×1600)
creating matrix B (1600×800)
computing C on the GPU done in 0.0448535 seconds (0.0447168s on device)
computing C on the GPU in tiled mode done in 0.0205898 seconds (0.0204427s on de
 uicel
computing difference
Max absolute difference: 00 0 0
Avg rel difference: 0
```

Memory Statistics: Non-Tiled





Memory Statistics: Tiled





Questions

