# CINECA

# Basics of GPU programming OpenACC & CUDA

Mattia Mencagli m.mencagli@cineca.it

19/04/2024



Similarly to **OpenMP**, OpenACC does not change the code, but adds **directives** in order to convey the execution on the GPU.

#### FIRST OF ALL

Git: git clone https://github.com/mattiamencagli/gpus\_course.git

Folder: gpus\_course/openacc

Allocate a node (modify your allocation\_script.sh ACCOUNT variable with your account): source allocation\_script.sh

Load module: module load nvhpc/23.11

Check the GPUs on the node: nvidia-smi

Documentation: OpenACC-3.3-MANUAL.pdf

#### Lexicon:

- Device, Accelerator: GPU
- Host: CPU

# OpenACC Standard

Easy: Directives are the easy path to accelerate compute intensive applications.

Open: OpenACC is an open GPU directives standard, making GPU programming straightforward and portable across accelerators. [It is well implemented on NVIDIA compilers BUT not so well on GNU compiler]

**Powerful**: GPU Directives allow complete access to the massive parallel power of GPUs. [But never as much powerful as CUDA]

# Directives

Directives are added to serial source code.

- Manage loop parallelization and data transfer between CPU and GPU memory;
- Works with C, C++, or Fortran;
  - Can be combined with explicit CUDA C/Fortran usage;
- Directives are formatted as comments (as in OpenMP);
  - They don't interfere with serial execution;
  - Maintains portability of original code.

• Directives Syntax:

C, C++	#pragma acc directives clause() { } (optional)
Fortran	!\$acc directive clause() !\$acc end directive

#### **Parallel and Loop Directives**

```
double a = 3.14;
#pragma acc parallel loop
for(int i=0; i<N; ++i)
    y[i] = a * x[i] + y[i];</pre>
Compact version.
```

#### **Kernels and Independent Directives**

```
The compiler try to parallelize all the loops in the kernels
#pragma acc kernels
                                       region.
for(int i=0; i<N; ++i)</pre>
   y[i] = a * x[i] + y[i];
for(int i=0; i<N; ++i)</pre>
                                       Non-independent loop!
   y[i] = b * y[i-1];
#pragma acc loop independent
                                       Help the compiler identifying independent loops.
for(int i=0; i<N; ++i)</pre>
   y[i] = a * x[i] + y[i];
```

#### **Data Directives**

- copyin(x[0:N], ...): Allocates memory on GPU and copy data to GPU memory on entering the region.
- copyout(x[0:N], ...): Allocates memory on GPU and copy data back to CPU memory on exiting the region.
- create(x[0:N], ...): Allocates memory on GPU without transferring data.
- delete(x[0:N], ...): Deallocates memory on GPU without transferring data.
- update host/device(x[0:N], ...): transfer data to the host or to the device.
- present (x, ...): specifies that the variables are already present in the current GPU.

#### **Data Directives examples**

```
#pragma acc data copyin(x[:N], y[:N]) copyout(y[:N])
{
   #pragma acc parallel loop present(x, y)
   for(int i=0; i<N; ++i)
      y[i] = a * x[i] + y[i];
}</pre>
```

```
#pragma acc enter data copyin(x[:N], y[:N])
#pragma acc parallel loop present(x, y)
for(int i=0; i<N; ++i)
    y[i] = a * x[i] + y[i];
#pragma acc exit data copyout(y[:N]) delete(x[:N])</pre>
```

```
#pragma acc parallel loop data copyin(x[:N], y[:N]) copyout(y[:N])
for(int i=0; i<N; ++i)
    y[i] = a * x[i] + y[i];</pre>
```

#### **EX 1**

# **OpenACC**

#### A starting point

```
Include the necessary headers.
#include <openacc.h>
int main(){
                                                 Allocation on GPU and copy of data on it.
#pragma acc enter data copyin(x[:N], y[:N])
                                                 Simple parallelization on the GPU threads.
#pragma acc parallel loop present(x, y)
for(int i=0; i<N; ++i)</pre>
  y[i] = a * x[i] + y[i];
                                                 You can move data within a enter-exit region.
#pragma acc data copyout/update/copyin(x[:N]) -
                                                 Copy of the needed data on CPU memory,
#pragma acc exit data delete(x[:N]) copyout(y[:N])
                                                 and deletion of unnecessary data on GPU.
. . .
```

Compilation (see Makefile): nvc++ ... -acc -Minfo=acc -gpu=managed,rdc -cudalib=nvtx3 -cudalib=nccl

#### **Loop optimization**

- The seq clause specifies that the associated loops will be executed sequentially on the accelerator;
- The collapse(n\_loops) clause allows for extending loop to tightly nested loops.

#### Non-independent loop!

```
#pragma acc parallel
...
#pragma acc loop seq
for(int i=0; i<N; ++i)
    y[i] = a * x[i] + y[i-1];</pre>
```

#### **Reduction clause**

The reduction clause on a loop specifies a reduction operator on one scalar variable

- A private copy of the variable is created for each thread of the loop;
- At the end of the loop, the values for each thread are combined using the reduction operator;
- Common operators are supported: +, \*, max, min, ...

```
#pragma acc parallel
...
double sum = 0.0;
#pragma acc loop reduction(+:sum)
for(int i=0; i<N; ++)
    sum += x[i];</pre>
```

#### **Atomic clause**

The **atomic** clause ensures that a variable is accessed and/or updated atomically.

- It prevents simultaneous reading or writing by threads;
- a private copy of the variable is created for each thread of the loop;
- atomic-clause is one of: read, write, update, or capture.


```
#pragma acc parallel
int x_crit_num = 0;
#pragma acc loop
for(int i=0; i<N; ++)
...
if(x[i]>critical_value){
    #pragma acc atomic update
    x_crit_num++;
}
```

#### Levels of parallelism

In for loop directives, you can specify the level of parallelism:

- Gang: loose parallelism, gangs can work independently without synchronization;
- Worker: tighter parallelism, workers may share data and/or coordinate within a common gang;
- Vector: tightest parallelism, a vector instruction may be used across multiple data;

The equivalent of these 3 levels In CUDA are blocks, warps and threads.



- Gang, or block
- Worker, or warp
- Vector, or threads

#### Levels of parallelism

In this way we avoid warp divergence!

You can specify the length of vector within the gang, the number of workers within the gang and the number of gang using: num\_gangs(), num\_worker(), vector\_length().

#### Asynchronous parallelism

You can superpose multiple GPU operations at once, or superposing GPU operations with CPU operations using "async".

```
#pragma acc parallel loop present(x, y) async
for(int i=0; i<N; ++i)
    y[i] = a * x[i] + y[i];
int z = c[0]; // CPU operations
#pragma acc wait
#pragma acc exit data delete(x[:N]) copyout(y[:N]) async
...</pre>
```

```
#pragma acc enter data copyin (z[:N]) async(1)
#pragma acc parallel loop present(x, y) async(2)
for(int i=0; i<N; ++i)
    y[i] = a * x[i] + y[i];
...
#pragma acc parallel loop present(z) async(1)
for(int i=0; i<N; ++i)
    z[i] = a;
    z[i] = a * y[i];</pre>
Stream 1
Stream 1
```

Each stream has his sequence of operations that execute in issue-order on the GPU.

# OpenACC Routines

In order to use a function within a parallelized loop you have to mark that function with #pragma acc routine

```
#pragma acc routine
double add(double a, double b){
    return a + b;
#pragma acc parallel loop
for(int i=0; j<N; ++i)</pre>
    y[i] = add(x[i], a);
```

```
#pragma acc routine seq
double add(double a, double b){
    return a + b;
}
#pragma acc parallel loop
for(int i=0; j<N; ++i)</pre>
    y[i] = add(x[i], a);
```



CUDA (Compute Unified Device Architecture) is a general-purpose parallel computing platform and programming model to code on GPUs created by Nvidia.

#### FIRST OF ALL

Folder: gpus\_course/CUDA

Allocate a node: source allocation\_script.sh

Load module: module load nvhpc/23.11

Check the GPUs on the node: nvidia-smi

Documentation: <a href="CUDA Runtime API">CUDA Runtime API</a> :: CUDA Toolkit Documentation (nvidia.com)

#### Lexicon:

- Device, Accelerator: GPU
- Host: CPU

#### Standard

**Not that easy:** the code must be almost completely refactored. However, it is mostly as using C, steep learning curve but doable.

**Private**: it is proprietary to Nvidia GPUs, applications developed using CUDA are limited to Nvidia hardware. However, AMD is catching up with HIP.

 $[cuda \textit{Memcpy}(dst, src, count, cuda \textit{MemcpyDeviceToHost}) \rightarrow \textit{hip}\textit{Memcpy}(dst, src, count, \textit{hip}\textit{MemcpyDeviceToHost})]$ 

Very powerful: with CUDA you can really take complete advantage of the massive parallelism that a GPU can give you.

#### **Kernels**

A function which runs on a GPU is called "kernel".

- when a kernel is launched on a GPU thousands of threads will execute its code;
- programmer must choose the number of threads and blocks to run;
- each thread acts on a different data element independently.

1° parameter: defines the number of blocks to use. 2° parameter: defines the number of threads per block. (you want a multiple of 32)


#### **Thread Hierarchy**

- Threads are organized into blocks of threads [blocks structure can be 1D, 2D, 3D sized in threads]
- Blocks are organized in a grid of blocks
   [blocks can be organized into a 1D, 2D, 3D grid of blocks]
- each block or thread has a unique ID
   [use .x, .y, .z to access its components]

threadIdx: thread coordinates inside the block

**blockldx**: block coordinates inside the grid **blockDim**: block dimensions in thread units

gridDim: grid dimensions in block units



#### Kernels launch

```
Basic CUDA headers.
#include <cuda.h>
#include <cuda runtime.h>
                                                       Kernels with "__device__" are callable
device double add (double *A, double *B, int i) =
                                                       only from GPU kernels.
   return A[i] + B[i];
                                                       Kernels with "__global__" are callable from
global void vecAddGPU (int N, double *A,
                                                       CPU.
                     double *B, double *C) {
                                                       Global index computation, where the offset is:
   int i = blockIdx.x * blockDim.x + threadIdx.x;
                                                       blockIdx.x*blockDim.x
   if (i < N) C[i] = add(A, B, i);
                                                       dim3 is a CUDA type.
. . .
int N = 130;
                                                       We use blocks with 128 threads (4 warp).
dim3 threads( 128, 1, 1 ); // 4 warps
dim3 blocks ( (N - 1) / threads.x + 1, 1, 1);
                                                       We add one extra block for reminders.
vecAddGPU<<<blooks, threads>>>( N, a, b, c );
```

#### Memory accesses and Indexing

```
for each block:
threadldx.x = { 0, 1, 2, ..., 127 }
```

```
device double add (double *A, double *B, int i)
    return A[i] + B[i];
global void vecAddGPU (int N, double *A,
                          double *B, double *C) {
     int i = blockIdx.x * blockDim.x + threadIdx.x;
     if (i < N) C[i] = add(A, B, i);
int N = 130;
dim3 threads( 128, 1, 1 ); // 4 warps
dim3 blocks ( (N - 1) / threads.x + 1, 1, 1);
vecAddGPU<<<blocks, threads>>>( N, a, b, c );
```

```
for blockldx.x = 0

i = 0 * 128 + threadldx.x = { 0, ..., 127 }

for blockldx.x = 1

i = 1 * 128 + threadldx.x = { 128, 129, ..., 255 }
```

The if condition ensure we do not try to access non-allocated areas of memory.

Accelerator Fatal Error: ... returned error 700: Illegal address during kernel execution

We have warp divergence just in the last block!

#### **Data movement**

```
int N = 130;
                                                                                   (CPU)
                                                                                                                (GPU)
int size = N * sizeof(double);
                                                       One pointer for the host and on for the device.
double *h_a, *d_a; //host and device
                                                       Host memory Allocation.
cudaMallocHost(&h a, size);
                                                        Device memory Allocation.
cudaMalloc(&d_a, size);
. . .
                                                        CPU → GPU memory transfer.
cudaMemcpy(a d, a h, size, cudaMemcpyHostToDevice);
. . .
dim3 threads( 128, 1, 1 ); // 4 warps
dim3 blocks ( (N - 1) / threads.x + 1, 1, 1);
vecAddGPU<<<blooks, threads>>>( N, d_a, d_b, d_c );
                                                       GPU → CPU memory transfer.
cudaMemcpy(h_c, d_c, size, cudaMemcpyDeviceToHost);
. . .
cudaFree(d a);
                                                        Deallocation.
cudaFreeHost(h_a);
```

#### Compilation

Compilation (see Makefile): nvcc ... -arch=sm\_80

The number next to "-arch=sm\_" is the Compute Capability of the GPU

	Pascal 100	Tesla 100	Amper 100	Hopper 100
Comp. Cap.	6.0	7.0	8.0	9.0

#define CUDA\_SAFE\_CALL(ans) { gpuAssert((ans), \_\_FILE\_\_, \_\_LINE\_\_); }
inline void gpuAssert(cudaError\_t code, const char \*file, int line) {
 if (code != cudaSuccess) {
 fprintf(stderr, "GPUassert: %s %s %d\n", cudaGetErrorString(code), file, line);
 exit(code);
 }
}

Gallielo100 Marconi100


Leonardo

#### **Multidimensional Blocks and Threads**

```
global void matmulGPU (int N, double *A, double *B, double *C) {
                                                                        Double index,
   int i = blockIdx.x * blockDim.x + threadIdx.x; // col
                                                                        "equivalent" to a double for loop
   int j = blockIdx.y * blockDim.y + threadIdx.y; // raw
       if( i < N && j < N ) {
           . . .
int N = 1000; // square matrix NxN
dim3 threads( 16, 16, 1 ); // 8 warps
dim3 blocks ( (N - 1) / threads.x + 1, (N - 1) / threads.y + 1, 1);
matmulGPU<<<blocks, threads>>>( N, d a, d b, d c );
                                                                        Simple example:
                                                                        Square blocks, and square grid.
```


#### Asynchronous operations and streams

Each stream has his sequence of operations that execute in issue-order on the GPU.



#### **Strides**

```
_global__ void vecAddGPU (int N, double *A,
                            double *B, double *C) {
 int i = blockIdx.x * blockDim.x + threadIdx.x;
 int stride = gridDim.x * blockDim.x;
 for (size_t j = i; j < N; j += stride)</pre>
     C[j] = A[j] + B[j];
size_t N = 1e12;
size_t Nthreads = N / 10; // 1e11
dim3 threads( 128, 1, 1 ); // 4 warps
dim3 blocks ( (Nthreads - 1) / threads.x + 1, 1, 1);
vecAddGPU<<<br/>vecAddGPU<<<br/>threads>>>( N, d_a, d_b, d_c );
```




0	•••				•••	$10^{11} - 1$
$10^{11}$						
$2\cdot 10^{11}$						
$8\cdot 10^{11}$						
$9\cdot 10^{11}$						10 <sup>12</sup>

Optimal pattern to access the GPU global memory.

#### Contiguous vs. Cached memory access


Cached: good on CPU

Example: OpenMP or MPI tasks. Each task get its portion of the arrays.



Contiguous: good on GPU

Example: 32 threads of a warp. Each thread has an element, and then you offset the entire warp.



#### **Unified memory** (or managed memory)

```
double *a;
cudaMallocManaged(&a, size);
... // Initialization on CPU.
int deviceID, numberOfSMs;
cudaGetDevice(&deviceID);
cudaDeviceGetAttribute(&numberOfSMs,
            cudaDevAttrMultiProcessorCount, deviceId);
cudaMemPrefetchAsync(a, size, deviceID);
dim3 threads( 128, 1, 1 ); // 4 warps
dim3 blocks ( numberOfSMs * 16 , 1, 1);
GPU func<<<blooks, threads>>>( N, a, b, c );
cudaDeviceSynchronize();
printf(a[0]);
```

One single pointer for **host** and **device**.

Each GPU has its own ID, which can be used to extract information on the GPU hardware.

Memory transfer optimization.

While using strides you can choose an optimal number of blocks.

Automatic CPU → GPU memory transfer. CUDA barrier (crucial in this case).

Automatic GPU → CPU memory transfer.

#### Reduction

```
__device__ float warpReduce (float val){
for(int k=16; k>0; k/=2)
    val += __shfl_down_sync(0xFFFFFFFF, val, k, 32);
return val;
device float blockReduce(float val){
    static shared float shared[32]; // Shared mem for 32 partial sums
    int threads localwarp id = threadIdx.x % 32; // Lane
    int warp_id = threadIdx.x / 32;
    val = warpReduce(val); // Each warp performs partial reduction
    if (threads localwarp id == 0)
        shared[warp id] = val; // Write reduced value to shared memory
    __syncthreads(); // Wait for all partial reductions
    //read from shared memory
    val = (threadIdx.x < blockDim.x / 32) ? shared[threads localwarp id] : 0.0;</pre>
    if (warp id == 0)
        val = warpReduce(val); //Final reduce within first warp
    return val;
```

The "first thread" of each warp will have the partial reduction of "v" on the warp.

```
Value = blockReduce (Value);
```

#### EX 4

#### **CUDA**

#### Reduction with CUDA UnBound (CUB) library

CUB library: <u>CUB :: CUDA Toolkit Documentation (nvidia.com)</u>

#### Parallel primitives:

- Warp-wide "collective" primitives
  - Cooperative warp-wide prefix scan, reduction, etc.
  - Safely specialized for each underlying CUDA architecture
- Block-wide "collective" primitives
  - Cooperative I/O, sort, scan, reduction, histogram, etc.
  - Compatible with arbitrary thread block sizes and types
- Device-wide primitives
  - Parallel sort, prefix scan, reduction, histogram, etc.
  - Compatible with CUDA dynamic parallelism

EX5

#### **CUDA**

#### **Multiple GPUs**

```
int MPI RANK, NumberOfProcessors;
MPI Init(&argc, &argv);
                                                                MPI initialization.
MPI Comm rank(MPI COMM WORLD, &MyRank);
MPI Comm size(MPI COMM WORLD, &NumberOfProcessors);
. . .
                                                                Get total number of GPUs (However
int Ngpus;
                                                                sometimes it is better to use
cudaGetDeviceCount(&Ngpus);
                                                                NumberOfProcessors).
. . .
cudaSetDevice(MPI RANK);
                                                                Uses a different GPU for each MPI rank.
GPU func<<<blocks, threads>>>( N, a, b, c, f(MPI RANK) ); —
cudaDeviceSynchronize();
```

When using multiple GPUs you will need an MPI library (OpenMPI, NCCL, SpectrumMPI, ...) In order to take care of communication between GPUs (ex: reduction).

CINECA

# **END**

Mattia Mencagli m.mencagli@cineca.it