## Faculty of Electrical and Electronic Engineering Semester II Session 2022/2023

## Computer Engineering Laboratory BEJ42001

#### Section 1

## **Embedded Systems Design**

Topic 4 – Input/Output Interfacing Topic 5 – Memory Access Topic 6 – Custom IP Integration

#### A. Goal:

i. To build an embedded system with simple input and output, memory block and custom IP components.

## B. Requirements:

- Design software VIVADO, SDK from AMD XILINX.
- ii. Hardware ZC702 or Zybo board.

### C. Tasks (6 hours):

- i. Create hardware architecture in VIVADO with Zynq processing system with input/output components (LED, switch, etc.), a BRAM and a custom IP (choose two or more). Create new software application that execute on the components.
- ii. General design steps to complete each tasks are given in the **Appendix A**, **Appendix B** and **Appendix C**. refer also to the tutorial videos in AUTHOR.

#### D. Resources:

- i. Refer to XILINX documentation portal (<a href="https://docs.xilinx.com/">https://docs.xilinx.com/</a>) for procedures to use VIVADO and SDK.
- ii. Other sources can be used to complete the tasks but must be cited in the report.

### E. Deliverable/elements for evaluation:

- i. Laboratory report (as per table below) 10 pages maximum, font type: arial, font size: 11. Laboratory report contents are as in the evaluation rubric elements. Upload the laboratory report in author <u>1 week after the laboratory session for topic no. 6</u>. Use the given laboratory report cover page. Plagiarised reports will be <u>penalized with 0 marks</u>.
- ii. Demonstration on design software usage to complete the tasks in the laboratory.
- iii. Demonstration on work integrity during laboratory work (respectful, dedicated, reliable, professional, honest, ethical).

#### F. Evaluation rubrics:

- i. Rubric for laboratory report, demonstration and ethics are shown in the **Appendices**.
- ii. Report and demonstration marks are for all group members while ethics marks are for individual member.

# Appendix A General Design Steps For Integration Input/Output (LED, switch)

## VIVADO design steps:

- 1. Create **new project**, specify ZC702 or Zybo board for the target device.
- 2. Create **block design**, add Zynq processing system and AXI GPIO (2 blocks) using IP Integrator.
- 3. Run block automation and connection automation as needed.
- 4. Configure 1 AXI GPIO block to be the 4 bits LED and another AXI GPIO block to be the switch with interrupt enable.
- 5. Customize the Zynq processing system to enable the IRQ2F2P[15:0] interrupt signal.
- 6. Run block automation and connection automation as needed.
- 7. Run "Create HDL Wrapper" for the block design.
- 8. Run "Generate Bitstream".
- 9. Run "Export Hardware to SDK", include bitstream and launch SDK.

### **SDK** design steps:

- 1. Create **new application project**, write the project name, use **blank template**.
- 2. Write the software application code as given in Appendix A-1.
- 3. Connect the ZC702 or Zybo board to the PC and power it on.
- 4. Run **Program FPGA** to download the design into the FPGA device.
- 5. Configure the **SDK Terminal connection**.
- 6. Select the application project folder in the project explorer, run "Run As → Launch on Hardware (System Debugger)".
- 7. Operate/check the relevant input/output components on the board.
- 8. In the **Console** window, click **square red button** to terminate the execution.

#### Appendix A-1

```
#include <stdio.h>
#include "platform.h"
#include "xparameters.h"
#include "xgpio.h"
#include "xscugic.h"
#include "xil exception.h"
#include "xil printf.h"
// parameter definitions
#define INTC_DEVICE_ID
                          XPAR_PS7_SCUGIC_0_DEVICE_ID
#define BTNS DEVICE ID
                          XPAR AXI GPIO 1 DEVICE ID
#define LEDS DEVICE ID
                          XPAR AXI GPIO 0 DEVICE ID
#define INTC GPIO INTERRUPT ID
                                       XPAR FABRIC AXI GPIO 1 IP2INTC IRPT INTR
#define BTN INT
                   XGPIO IR CH1 MASK
XGpio LEDInst, BTNInst;
XScuGic INTCInst;
static int led data:
static int btn value;
```

```
// prototype functions
static void BTN Intr Handler(void *baseaddr p);
static int InterruptSystemSetup(XScuGic *XScuGicInstancePtr);
static int IntcInitFunction(u16 DeviceId, XGpio *GpioInstancePtr);
// interrupt handler functions
// - called by the timer, button interrupt, performs
// - LED flashing
void BTN Intr Handler(void *InstancePtr) {
       // Disable GPIO interrupts
       XGpio InterruptDisable(&BTNInst, BTN INT);
       // Ignore additional button presses
       if ((XGpio_InterruptGetStatus(&BTNInst) & BTN_INT) != BTN_INT) {
       btn value = XGpio DiscreteRead(&BTNInst, 1);
       // Increment counter based on button value
       // Reset if centre button pressed
       if (btn_value != 1)
              led_data = led_data + btn_value;
       else
              led data = 0;
       XGpio DiscreteWrite(&LEDInst, 1, led data);
       (void) XGpio_InterruptClear(&BTNInst, BTN_INT);
       // Enable GPIO interrupts
       XGpio InterruptEnable(&BTNInst, BTN INT);
}
// initial setup functions
int InterruptSystemSetup(XScuGic *XScuGicInstancePtr) {
       // Enable interrupt
       XGpio InterruptEnable(&BTNInst, BTN_INT);
       XGpio InterruptGlobalEnable(&BTNInst);
       Xil ExceptionRegisterHandler(XIL EXCEPTION ID INT, (Xil ExceptionHandler)
              XscuGic InterruptHandler, XScuGicInstancePtr);
       Xil_ExceptionEnable();
       return XST SUCCESS;
}
int IntcInitFunction(u16 DeviceId, XGpio *GpioInstancePtr) {
       XScuGic_Config *IntcConfig;
       int status:
```

```
// Interrupt controller initialisation
       IntcConfig = XScuGic LookupConfig(DeviceId);
       status = XScuGic CfgInitialize(&INTCInst, IntcConfig,
              IntcConfig->CpuBaseAddress);
       if (status != XST SUCCESS)
              return XST FAILURE;
       // Call to interrupt setup
       status = InterruptSystemSetup(&INTCInst):
       if (status != XST SUCCESS)
              return XST FAILURÉ;
       // Connect GPIO interrupt to handler
       status = XScuGic_Connect(&INTCInst, INTC_GPIO_INTERRUPT_ID,
                     (Xil ExceptionHandler) BTN Intr Handler, (void *) GpioInstancePtr);
       if (status != XST SUCCESS)
              return XST_FAILURE;
       // Enable GPIO interrupts interrupt
       XGpio InterruptEnable(GpioInstancePtr, 1);
       XGpio InterruptGlobalEnable(GpioInstancePtr);
       // Enable GPIO and timer interrupts in the controller
       XScuGic_Enable(&INTCInst, INTC_GPIO_INTERRUPT_ID);
       return XST_SUCCESS;
}
int main() {
       init platform();
       int status;
       // initialize the peripherals & set directions of gpio
       // initialise LEDs
       status = XGpio Initialize(&LEDInst, LEDS DEVICE ID);
       if (status != XST_SUCCESS)
              return XST FAILURE;
       // initialise push buttons
       status = XGpio_Initialize(&BTNInst, BTNS_DEVICE_ID);
       if (status != XST_SUCCESS)
              return XST_FAILURE;
       // set LEDs direction to outputs
       XGpio SetDataDirection(&LEDInst, 1, 0x00);
       // set all buttons direction to inputs
       XGpio SetDataDirection(&BTNInst, 1, 0xFF);
       // initialize interrupt controller
       status = IntclnitFunction(INTC DEVICE ID, &BTNInst);
       if (status != XST SUCCESS)
              return XST FAILURÉ;
```

```
while (1);
return 0;
}
```

# Appendix B General Design Steps For Writing and Reading To/From Memory

## VIVADO design steps:

- 1. Create **new project**, specify ZC702 or Zybo board for the target device.
- 2. Create block design, add Zynq processing system, AXI BRAM Controller and block memory generator using IP Integrator.
- 3. Configure the **AXI BRAM Controller** to use only 1 BRAM interface.
- 4. Run block automation and connection automation as needed.
- 5. Run "Create HDL Wrapper" for the block design.
- 6. Run "Generate Bitstream".
- 7. Run "Export Hardware to SDK", include bitstream and launch SDK.

## SDK design steps:

- 1. Create **new application project**, write the project name, choose "**blank template**".
- 2. Write the software application code as given in Appendix B-1 below.
- 3. Connect the ZC702 or Zybo board to the PC and power it on.
- 4. Run **Program FPGA** to download the design into the FPGA device.
- 5. Configure the **SDK Terminal connection**.
- 6. Select the application project folder in the project explorer, "Run As → Lunch on Hardware (System Debugger)".
- 7. Check the **terminal output**.
- 8. In the **Console** window, click **square red button** to terminate the execution.

### **Appendix B-1**

```
#include <stdio.h>
#include "platform.h"
#include"xio io.h"
#include "xparameters.h"
int main() {
      int word1, word2, word3, word4;
      \label{eq:contour} Xil\_Out8(XPAR\_AXI\_BRAM\_CTRL\_0\_S\_AXI\_BASEADDR + 0, 0xAB);
      Xil_Out8(XPAR_AXI_BRAM_CTRL_0_S_AXI_BASEADDR + 1, 0xCD);
      Xil_Out8(XPAR_AXI_BRAM_CTRL_0_S_AXI_BASEADDR + 2, 0x12);
      Xil Out8(XPAR AXI BRAM CTRL 0 S AXI BASEADDR + 3, 0x34);
      Xil Out8(XPAR AXI BRAM CTRL 0 S AXI BASEADDR + 10, 0x56);
      Xil Out8(XPAR AXI BRAM CTRL 0 S AXI BASEADDR + 12, 0x78);
      Xil Out32(0xE000A244, 0x00);
      word1 = Xil In32(XPAR AXI BRAM CTRL 0 S AXI BASEADDR);
      word2 = Xil_In32(XPAR_AXI_BRAM_CTRL_0_S_AXI_BASEADDR + 4);
      word3 = XiI In32(XPAR AXI BRAM CTRL 0 S AXI BASEADDR + 8);
      word4 = XiI In32(0xE000A244):
```

```
printf("Word1 = 0x\%08x\n\r", word1);\\ printf("Word2 = 0x\%08x\n\r", word2);\\ printf("Word3 = 0x\%08x\n\r", word3);\\ printf("Word4 = 0x\%08x\n\r", word4);\\ return 0;\\ \}
```

# Appendix C General Design Steps For Custom IP Integration

### **VIVADO** design steps:

- 1. Create **new project**, specify ZC702 or Zybo board for the target device.
- 2. Create new design source using "Add Sources" and write the verilog code in Appendix C-1.
- 3. Run **synthesis** to check the code has no errors.
- 4. Run"Create and Package IP" menu, choose any name (for e.g custom\_ip\_adder) for the IP, "Create New AXI4 Peripheral" and "Edit IP".
- 5. Find "// Add user logic here" statement in verilog file named xxx\_v1\_0\_S00\_AXI.v (xxx is the name of your IP specify in step 4 custom\_ip\_adder), insert the code in **Appendix C-2**.
- Find "//-- Number of slave registers 4" in the same verilog file, insert the code in Appendix C-3.
- 7. Find "// Address decoding for reading registers" in the same verilog file, modify the code as in Appendix C-4.
- 8. Update the IP configuration using "Re-package IP". Then close the project.
- 9. Create **new project**, specify ZC702 or Zybo board for the target device.
- 10. Refresh IP repository in project setting.
- 11. Create **block design**, add Zynq processing system, AXI interconnect and the custom IP created previously using IP Integrator (step 4).
- 12. Run block automation and connection automation as needed
- 13. Run "Create HDL Wrapper" for the block design.
- 14. Run "Generate Bitstream".
- 15. Run "Export Hardware to SDK", include bitstream and launch SDK.

### SDK design steps:

- 1. Create **new application project**, write the project name, choose "**blank template**".
- 2. Write the software application code as given in **Appendix C-5**.
- 3. Connect the ZC702/Zybo board to the PC and power it on.
- 4. Run Program FPGA to download the design into the FPGA device.
- 5. Configure the **SDK Terminal connection**.
- 6. Select the application project folder in the project explorer, "Run As → Lunch on Hardware (System Debugger)".
- 7. Check the **terminal output**.
- 8. In the **Console** window, click **square red button** to terminate the execution.

## **Appendix C-1**

endmodule

## **Appendix C-2**

}

```
custom_ip_adder custom_ip_adder_instance
(.clk(S_AXI_ACLK), .a(slv_reg0[7:0]), .b(slv_reg0[15:8]), .sum(adder_out));
Appendix C-3
wire [8:0] adder out;
Appendix C-4
2'h1: reg_data_out <= adder_out;
Appendix C-5
#include "xparameters.h"
#include "xil io.h"
#include "xbasic_types.h"
int main () {
      u32 adder_out;
      Xil Out32(XPAR CUSTOM IP ADDER 0 S AXI BASEADDR, 0x00000301);
      adder_out = Xil_In32( XPAR_CUSTOM_IP_ADDER_0_S_AXI_BASEADDR + 4);
      xil_printf("A=1; B=3, SUM=%d\n\r", adder_out);
      Xil_Out32(XPAR_CUSTOM_IP_ADDER_0_S_AXI_BASEADDR, 0x0000FF13);
      adder_out = Xil_In32( XPAR_CUSTOM_IP_ADDER_0_S_AXI_BASEADDR + 4);
      xil_printf("A=19; B=255, SUM=%d\n\r", adder_out);
      return 0;
```