

EE-103 VLSI Design Lab 01 Study of Characteristics of a MOS Transistor

Kaiyuan Zhang kzhang11@tufts.edu



Outline

- Get Hspice Ready
- •First Hspice Script
- WaveView

Copy & Paste command after you download the slides file! Directly copy from canvas preview may have extra format issue.



Introduction to Hspice

What is Hspice

- Optimizing analog circuit simulator
- Used for steady-state, transient and frequency domains.

Hspice Input & Output files

- Input: Hspice script (netlist file)
 - Circuit description & analysis options
 - •Typical file extension: '.sp'. E.g. inv.sp
- Output: files that contain circuit analysis results.
 - '.lis' file: contains analysis error info if any
 - Different file extensions for different analysis results.



Introduction to Hspice (continue)

- Use command "hspice" to use Hspice and enter inv.sp
- •Hit Enter for the rest commands and Hspice will generate the inv.lis and other files.
- •Or you could define the input and output file name:

```
hspice -i inv.sp -o inv.lis
```

- -i : specifies the input netlist file name
- -o: specifies the output file name
- •If succeeded:

Output file Extensions


File Description	Suffix
DC analysis measurement results	.ms#
DC analysis results (from .POST statement)	.sw#
Output listing (where you can find error information)	lis, or user-specified
Output status	.st#
Transient analysis measurement results	.mt#
Transient analysis results (from .POST statement)	.tr#



WaveView

- •WaveView:
 - Used for viewing graphical results of Hspice analysis
 - Embedded inside the Synopsys









WaveView (continue)

- Import desired graph file
- •Here we open the inv.sw0








WaveView (continue)

•Display the waves by dragging the signals into the waveform box or just double click





- NOT Case sensitive
- First line is automatically a comment, DON'T put your code in the first line!
- Lines starting with '*' is a comment
- saed32nm.lib: Synopsys 32nm Educational library
- TT: Typical NMOS Typical PMOS(FF, SS, FS...)
- RVT: regular voltage threshold(HVT, LVT)

```
Inverter

*hspice -i inv.sp -o inv.lis

*library file
.lib '/usr/cots/synopsys/UniversityLibrary/SAED32_EDK/tech/hspice/saed32nm.lib' TT
.include '/usr/cots/synopsys/UniversityLibrary/SAED32_EDK/lib/stdcell_rvt/hspice/saed32nm_rvt.spf'

*post the results
.option post
```



```
*global vdd gnd

*define model
.model n105 nmos level=54
.model p105 pmos level=54

*source declaration(syntax:vname pos_node neg_node voltage_value)

vvdd vdd 0 vdd
vgnd gnd 0 0

vil in gnd

Voltage name Node name Name or value
```

- Global nodes that available for all sub-circuits
- Define the wanted model from the library
 - model name type level (level indicates the module complexity)
- Declare source:

A voltage source called 'vvdd', connected between nodes 'vdd' and '0-voltage node', with the value according to parameter 'vdd'

'Vxxx' for voltage source name, 'Ixxx' for current source name



```
*define circuit connection

    Start design a sub-circuit, which

*tranname drain gate source body modulename W L
.SUBCKT inv0 vi vo ←
                                                           named 'inv0', it has two ports: 'vi'
M1 vo vi gnd gnd n105 W=200n L=100n
                                                           and 'vo'
M2 vo vi vdd vdd p105 W=440n L=100n •
.ENDS
xinv0 in out inv0
                                                           Add transistors to the sub-circuit.
                                                             Transistor name starts with 'M'.
                                                           Instantiation of the sub-circuit, pay
                                                           attention to the order of all ports.
```



```
*define parameters
.param vdd=1.05

*define analysis voltage
.dc vin 0 vdd 0.01

* Run a DC test on source 'vin', scan it from 0 to vdd with the step length of 0.01
```




Resource Page Updates

Hspice user guides:

Create a SolvNetPlus account

https://solvnetplus.synopsys.com/s/

 Search "Hspice user guide", you will get very detailed documents about Hspice.





•DC Analysis (Figure out how circuits behave when some variable values change)


Syntax 1: .DC var1 start1 stop1 step1 Example: plot nMOS I-V curve *define analysis voltages Always leave a default value for 2.5 vds d gnd all sources! vgs g gnd 3 1.5 $_{ds}$ (mA) *start dc analysis(sweep vds) $V_{as} = 3$.dc vds 0 5 0.05 0.5 Will overwrite the *probe Ids (gate current) previously defined vds value .probe DC i(M1)



.dc indicate your X-axis

.dc vin 0 1.05 0.01

In the .sw file generated with this .dc, all waveforms will share the same X-axis, which is vin from 0 to 1.05.






Command	Explanation
.dc vds 0 1.05 0.01	Scan vds from 0 to 1.05, with step length of 0.01
.dc temp -55 125 5	Scan temperature form -55 to 125 with step of 5
M1 d g gnd! B n105 W=300n L=I_n .dc I_n 20n 100n 1n	Scan the transistor length from 20n to 100n with step of 1n



Variables for Y-axis can be defined by 2 ways:
 Hspice will generate some variables by default:



Define what you want with .probe:

```
*define analysis voltages
                 vds d gnd 5
                                                                                 @ 0:vgs
                       g gnd 3
                                                                                   i(vds)
                                                        I_{ds} (mA)
                 *start dc analysis(sweep
                                                                                   i(vgs)
                                                                        V_{qs} = 3
          vds)
                                                           0.5
                                          .probe will work for
                                                                                 Add a probe
                                          all analysis
testing the current
                                  (gate current)
flow through
transistor M1 (lds)
                 .probe DC i(M1)
```



Command	Explanation
.probe dc i(M1)	Probe on the Ids of M1
.probe Iv9(M1)	Probe on the Vth of M1



- DC Analysis ()
- Syntax 2: .DC var1 start1 stop1 step1 sweep var2 start2 stop2 step2
- Example:

```
*define vds

vds d gnd 5


vgs g gnd 5

*start dc analysis(sweep vds)

.dc vds 0 5 0.05 sweep vgs 0 5 1

*probe Ids (gate current)

.probe DC i(M1)
```





Lab01 Submission

- Lab 1 report & Hspice file.
 - Try to include everything in one .sp file.
 - Parameterize as much as possible.
 - Include the equation of the correspor ing parameters

M p Vds_p vdd Vgs_p Vgs n Vbs_n Vds n M_n gnd

Connection reference:





Thank you!