A.

ReadMe:

```
1 cycle time: 13
2 FPU Single: Y
3 FPU Double: Y
```

RTL:

Baseline:

Single:

Double:

Gatelevel:

Baseline:

Single:合成失敗 Double:合成失敗

Timing report:

Baseline:

```
U1243/Y (AND2X8)
 U2302/Y (OAI2BB2X4)
 0.10 9.82 f
U1364/Y (BUFX20)
 01364/Y (BUFX2U)
0.21 10.03 f
register_reg_0_31_/D (EDFFTRXL)
0.00 10.03 f
data arrival time
10.03
 clock clk (rise edge)
10.00
 clock network delay (ideal) 0.50 10.50
 clock uncertainty
-0.10
              10.40
 register_reg_0__31_/CK (EDFFTRXL)
0.00 10.40 r
 library setup time
-0.37 10.03
 -0.37
 data required time
 data required time
              10.03
 data arrival time
slack (MET)
0.00
```

Area report:

Baseline:

В.

A*T = 975039.2

C.

照著圖接線,自己加一些 control signal,最大的問題是一開始不知道 memory 怎麼 運作,還有 double 的執行,FPU 合成失敗

D.

組員停修, 自己一組

E.

沒有特別去管 A*T 值,寫出來就好