DSD Final Project Scores (RISC-V)

1. Baseline

(1) Area: (um²)

截圖: 314170.067183 um²

```
**************
Report : area
Design : CHIP
Version: N-2017.09-SP2
Date : Sun Jun 28 17:57:53 2020
Library(s) Used:
   typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)
Number of ports:
                                      3418
Number of nets:
                                     26994
                                     24077
Number of cells:
Number of combinational cells:
                                     19834
Number of sequential cells:
                                      4229
Number of macros/black boxes:
Number of buf/inv:
                                      4606
Number of references:
Combinational area:
                            205023.850652
                            34236.557844
109146.216532
Buf/Inv area:
Noncombinational area:
Macro/Black Box area:
                                 0.000000
                            3268923.286682
Net Interconnect area:
Total cell area:
                             314170.067183
                             3583093.353865
Total area:
design_vision> report_timing
***********
```

(2) Total Simulation Time of given has Hazard testbench: (ns)


截圖: 9967.95 ns

- (3) Area*Total Simulation Time: (um² * ns)
 Area*Total Simulation Time = 3131631521.176785 um² * ns.
- (4) Clock cycle for post-syn simulation (cycle in sdc, not cycle in testbench): (ns) sdc: 4.0 ns, testbench: 5.1ns.

2. BrPred (以下cylce time皆為20ns)

(1) Total execution cycles of given I_mem_BrPred:

截圖:




cycle time=20ns

cycle count=5510/20=275.5

(2) Total execution cycles of given I_mem_hasHazard:

截圖:




cycle time=20ns


cycle count=32390/20=1619.5

(3) Synthesis area of BPU (Total area of BrPred minus baseline design, two design clock cycle need to be same): (um²)

BPU截圖:



Baseline 截圖:



UNREGISTERED VERSION - Please support MobaXterm by subscribing to the professional edition here: https://mobaxterm.mobatek.net

So Synthesis area of BPU =282048-270134=11914 um²

3. L2 Cache

- (1) Average memory access time: (ns) 7.39(ns)
- (2) Total execution time of given I_mem_L2Cache: (ns)

截圖:

(用cycle = 4.5ns合成, cycle = 6.5ns通過simulation)

4. Compressed instructions

(1) Area (Total area of compressed design minus baseline design, two design clock cycle need to be same): (um²)

截圖:

```
design vision> report area
***********
Report : area
Design : CHIP
Version: N-2017.09-SP2
Date : Sun Jun 28 22:15:52 2020
Library(s) Used:
     typical (File: /home/raid7 2/course/cvsd/CBDK IC Contest/CIC/SynopsysDC/db/typical.db)
Number of ports:
Number of nets:
Number of cells:
                                                4429
                                               27179
                                               21271
Number of combinational cells:
                                               16707
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
                                                4543
                                                4465
Number of references:
Combinational area:
Buf/Inv area:
                                    189933.966197
                                      38987.580402
Noncombinational area:
                                    128752.880806
Macro/Black Box area:
Net Interconnect area:
                                           0.000000
                                    2943655.068390
Total cell area:
                                     318686.847003
Total area:
                                    3262341.915393
design_vision>
```

Area Total = $318686.847003 \text{ um}^2$

So Synthesis area of BPU = $318686.847003 - 314170.067183 = 4516.77982 \text{ um}^2$

(2) Total Simulation Time of given I_mem_compression: (ns)

截圖:

```
Warning! Glitch suppression
Scheduled event for delayed signal of net "D" at time 1220354 PS was canceled!
File: ./tsmc13.v, line = 19876
Scope: Final_tb.chip0.i_RISCV.pipeline3.\o_result_r_reg[26]
Time: 1220196 PS

Warning! Glitch suppression
Scheduled event for delayed signal of net "D" at time 1420954 PS was canceled!
File: ./tsmc13.v, line = 19876
Scope: Final_tb.chip0.i_RISCV.pipeline3.\o_result_r_reg[26]
Time: 1420796 PS

Warning! Glitch suppression
Scheduled event for delayed signal of net "D" at time 1521254 PS was canceled!
File: ./tsmc13.v, line = 19876
Scope: Final_tb.chip0.i_RISCV.pipeline3.\o_result_r_reg[26]
Time: 1521096 PS

Warning! Glitch suppression
Scheduled event for delayed signal of net "D" at time 1621554 PS was canceled!
File: ./tsmc13.v, line = 19876
Scope: Final_tb.chip0.i_RISCV.pipeline3.\o_result_r_reg[26]
Time: 1521096 PS

Warning! Glitch suppression
Scheduled event for delayed signal of net "D" at time 1621554 PS was canceled!
File: ./tsmc13.v, line = 19876
Scope: Final_tb.chip0.i_RISCV.pipeline3.\o_result_r_reg[26]
Time: 1521396 PS

\( \lambda \) \( \lambda \)
```

Total Simulation Time of given I_mem_compression = 2280.350 ns.

(3) Area*Total Simulation Time: (um² * ns)

Area*Total Simulation Time = $726717551.5632911 \text{ um}^2 \text{ * ns.}$

(4) Clock cycle for post-syn simulation (cycle in sdc, not cycle in testbench): (ns) sdc: 4.0 ns, testbench: 5.9ns.