

# Digital System Design

#### Hardware Implementation of Single Cycle RISC-V

Speaker: Ya-Cheng Ko

Instructor: 吳安宇教授

Date: 2020/04/16



# Single-cycle RISCV Processor Supplementary Material



#### **Instruction Set Architecture**

- The interface between hardware and software
  - Complexed Instruction Set Computer(CISC)
  - Reduced Instruction Set Computer(RISC)



| Comparison         | CISC (early)                        | RISC                  |
|--------------------|-------------------------------------|-----------------------|
| Instruction count  | >200                                | <100                  |
| Instruction length | Not fixed                           | Fixed                 |
| Area               | High                                | Low                   |
| Timing             | High                                | Low                   |
| Program size       | Small                               | Large                 |
| Instruction cycle  | Multiple cycle                      | Single cycle          |
| Celebrity          | x86 (PC)                            | ARM (Mobile)          |
| Description        | Execute 20% instruction in 80% time | As simple as possible |



## **Born of Hope: RISC-V**

Birth: UC Berkeley, Professor Krste Asanovic, 2010



- RISC-V Foundation in 2015
  - Comprises more than 100 member organizations, collaborative community of software and hardware innovators.
- Goals
  - Royalty-free for any purpose
  - Become a standard ISA that connect well in hardware and software.
- Design Concept
  - As Simple As Possible
  - Modularize function blocks
- Award
  - The Linley Group's Analyst's Choice Award for Best Technology (The instruction set, 2017) RISCV

















Microsoft









































































































EMBECOSM











## **Basic Design of RISC-V**

- Base Integer Instruction Set Architecture (ISA)
  - must be present in any implementation

| Name   | Number | Description                                                                                |
|--------|--------|--------------------------------------------------------------------------------------------|
| RV32I  | 47     | Including arithmetic, branch, store/load. 32 bits user address space, 32*32-bits registers |
| RV32E  | 47     | subset of RV32E, 16*32-bits registers <b>Low power</b>                                     |
| RV64I  | 59     | 64 bits user address space, 32*64-bits registers                                           |
| RV128I | 71     | 128bits user address space, 32*128-bits registers                                          |

#### Standard Extension (Modular design)

| Name | Number | Description                   |
|------|--------|-------------------------------|
| С    | 53     | 16bits compressed instruction |
| М    | 8      | Multiplication, division, mod |
| F    | 26     | Floating type instruction     |
| D    | 26     | Double type instruction       |

#### Integer Registers

|        | _     |   |
|--------|-------|---|
| XLEN-1 |       | 0 |
|        | x0/零  |   |
|        | x1    |   |
|        | x2    |   |
|        | x3    |   |
|        | ••••• |   |
|        | x30   |   |
|        | x31   |   |
|        | XLEN  |   |



## 1: Regularly Designed ISA

- opcode, funct: define operation
- rs1, rs2: **read** registers, rd: **write** registers
- imm (immediate): stores specified numbers

| 31 30 25                                | 24 21 20      | 19 1   | 14 12  | 11 8 7                  | 6 0    |        |
|-----------------------------------------|---------------|--------|--------|-------------------------|--------|--------|
| funct7                                  | rs2           | rs1    | funct3 | $\operatorname{rd}$     | opcode | R-type |
|                                         |               |        |        |                         |        | -      |
| imm[11]                                 | :0]           | rs1    | funct3 | $\operatorname{rd}$     | opcode | I-type |
|                                         |               |        |        |                         |        | T      |
| imm[11:5]                               | rs2           | rs1    | funct3 | imm[4:0]                | opcode | S-type |
|                                         |               |        |        |                         |        | t      |
| imm[12] $imm[10:5]$                     | rs2           | rs1    | funct3 | $imm[4:1] \mid imm[11]$ | opcode | B-type |
|                                         | [24,42]       |        |        |                         |        | t      |
|                                         | imm[31:12]    |        |        | rd                      | opcode | U-type |
| [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ | -1 1 5-41     |        | 0.401  | ,                       | ļ      | T      |
| [imm[20]] $[imm[10]$                    | :1]   imm[11] | imm[1] | 9:12]  | rd                      | opcode | J-type |
| imm[20] imm[10                          | imm[31:12]    | imm[1  |        | rd                      | opcode | U-t    |



#### 2: Reduced Instructions

- Consider only basic integer computation, (un)conditional jump, and load/store
  - \* RISC-V: 37 instructions (winner), MIPS R2000: 51 instructions

#### Pseudo instruction

| <b>Pseudo Instruction</b> | MIPS                  | RISC-V          |
|---------------------------|-----------------------|-----------------|
| nop                       | sII, \$0, \$0, 0      | addi x0, x0, 0  |
| not rd, rs                | nor rd, rs, \$0       | xori rd, rs, -1 |
| neg rd, rs                | sub rd, \$0, rs       | sub rd, x0, rs  |
| j offset                  | not pseudoinstruction | jal x0, offset  |
| jal offset                | not pseudoinstruction | jal x1, offset  |
| jr rs                     | not pseudoinstruction | jalr x0, rs, 0  |
| jalr rs                   | jalr \$31, rs         | jalr x1, rs, 0  |



# **Comparison of Instructions**

MIPS RISC-V


| Instr             | Туре | Discription                                                    |
|-------------------|------|----------------------------------------------------------------|
| nor rd, rs, rt    | R    | \$rd = \$rs ~  \$rt                                            |
| sll rd, rt, shamt | R    | \$rd = \$rt << shamt                                           |
| sra rd, rt, shamt | R    | \$rd = \$rt >>> shamt                                          |
| srl rd, rt, shamt | R    | \$rd = \$rt >> shamt                                           |
| j target          | J    | Jump to {(PC+4)<br>[31:28],target[25:0]<br><<2}                |
| jal target        | J    | Jump to {(PC+4)<br>[31:28],target[25:0]<br><<2}<br>\$ra = PC+4 |
| jr rs             | R    | Jump to \$rs                                                   |
| jalr rs, rd       | R    | Jump to \$rs<br>\$rd = PC+4                                    |

| Instr                 | Туре | Discription                                   |
|-----------------------|------|-----------------------------------------------|
| Not supported         |      |                                               |
| sll rd, rs1, rs2      | R    | \$rd = \$rs1 << \$rs2                         |
| sra rd, rs1, rs2      | R    | \$rd = \$rs1 >>> \$rs2                        |
| srl rd, rs1, rs2      | R    | \$rd = \$rs1 >> \$rs2                         |
| Pseudo<br>Instruction |      | Use jal r0, imm[19:0]                         |
| jal rd, imm[19:0]     | UJ   | Jump to<br>PC+J_imm[31:0],<br>\$rd = PC+4     |
| Pseudo<br>Instruction |      | Use jalr r0, 0{rs}                            |
| jalr rd, imm{rs}      | I    | Jump to<br>(\$rs+I_imm[11:0]),<br>\$rd = PC+4 |




### **TODO1: Decode Ports**

#### **MIPS**




#### **RISC-V**






## **TODO2: Remove Mux**

#### MIPS RISC-V





Add \$rd \$rs, \$rt Ld \$rt, \$rs, imm[15:0] Read reg1 Read reg2 Write reg



Add \$rd, \$rs1, \$rs2 Lw \$rd \$rs1, imm[11:0]



#### **Before We Move On...**

- Notice that immediate values among instructions have different meanings
- Beq
  - Immediate is encoded in halfword offset
  - Branch to an *relative* address (PC + Immediate)
- Jal
  - Immediate is encoded in halfword offset
  - Jump to an *relative* address (PC + immediate)
  - Store PC+4 to an indicated register
- Jalr
  - Immediate is encoded in byte offset
  - Jump to an absolute address (rs + immediate)
  - Store PC+4 to an indicated register

Due to 16 bit Compressed Instruction, half-word is used


|   | Addr | Instr                   |
|---|------|-------------------------|
|   | 0x00 | Addi x0, x0, 0          |
|   | 0x04 | Addi x0, x0, 0          |
|   | 80x0 | Beq x0, x0, <b>0x08</b> |
|   | 0x0C | 🗲                       |
|   | 0x10 |                         |
|   | 0x14 |                         |
|   | 0x18 | Jal x2, <b>0x04</b>     |
|   | 0x1C |                         |
| • | 0x20 | Jalr x3, x2, 0xFF0      |

| Registe | r x0       | Constant 0 |
|---------|------------|------------|
| •       | 2 x2       | 0x1C       |
| used    | <b>x</b> 3 | 0x24       |



## **TODO3: Remove the Shifter**

MIPS RISC-V




- Immediate produced by Signextended module is in word offset
- PC + 4 + (SignExtendOut) << 2</p>


- Output of ImmGen produces 32bit immediate with byte offset
- PC + ImmGenOut (Shifted Left 1 implicitly)




## TODO4: ImmGen

#### MIPS RISC-V











#### **TODO4: ImmGen(Cont)**

| · · · · · · · · · · · · · · · · · · ·                                                          |                 |
|------------------------------------------------------------------------------------------------|-----------------|
| ❖ Immediate Encoding Varient x-type Immediate                                                  | Sen x-immediate |
| 31 30 25 24 21 20 19 15 14 12 11 8 7 6 0<br>funct7 rs2 rs1 funct3 rd opcode R-type 8           | add, sub        |
| imm[11:0] rs1 funct3 rd opcode I-type                                                          | w, jalr, addi   |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$                                         | sw, sd          |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$                                        | beq 🜓           |
| imm[31:12] rd opcode U-type                                                                    | ui              |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$                                        | al              |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                          |                 |
| $-\inf[31] - \inf[30:25]  \inf[11:8]  \inf[7]  \text{S-immediate}$                             |                 |
| $-\inf[31] - \inf[7]  \inf[30:25]  \inf[11:8]  0  \text{ $B$-immediate}$                       |                 |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$                                         |                 |
| $\inf[31] \inf[19:12]  \inf[20] \left[\inf[30:25] \right] \inf[24:21]  0  \text{ J-immediate}$ |                 |

Immediate encoding implicitly turns half-word offset to byte offset



## ImmGen: Case Study

- beq x8 x10 0x01A //branch to PC+(26<<1)</p>

| [31]    | [30:25]   | [24:20] | [19:15] | [14:12] | [11:8]   |         | [6:0]   |                     |
|---------|-----------|---------|---------|---------|----------|---------|---------|---------------------|
| 0       | 000001    | 01010   | 01000   | 000     | 1010     | 0       | 1100011 | B-type<br>instructi |
| Imm[12] | Imm[10:5] | rs2     | rs1     | funct3  | Imm[4:1] | Imm[11] | opcode  | on                  |

| [31:12]    | [11]    | [10:5]      | [4:1]      | [0]        |               |
|------------|---------|-------------|------------|------------|---------------|
| {20{0}}    | 0       | 000001      | 1010       | 0          | B-<br>Immedia |
| -Inst[31]- | Inst[7] | Inst[30:25] | Inst[11:8] | Constant 0 | te            |

- Range of byte for conditional branch
  - 12bit immediate(half word encoded)
  - $\div$  ±2048 halfwords  $\rightarrow$  ±4096 bytes



## ImmGen: Case Study(cont)

- jal x0 0x00006 //jump to PC+(6<<1)</p>
- Immediate = +6(dec) = 0000 0000 0000 0000 0110(bin) (halfword offset)
  †Imm[1], since Imm[0] is always 0

| [31]    | [30:21]    | [20]    | [19:12]    | [11:7] | [6:0]   |                       |
|---------|------------|---------|------------|--------|---------|-----------------------|
| 0       | 0000000110 | 0       | 00000000   | 00000  | 1101111 | J-type<br>instruction |
| Imm[20] | lmm[10:1]  | Imm[11] | Imm[19:12] | rd     | opcode  |                       |


| [31:20]    | [19:12]     | [11]     | [10:5]      | [4:1]       | [0]        |                 |
|------------|-------------|----------|-------------|-------------|------------|-----------------|
| {12{0}}    | 00000000    | 0        | 000000      | 0110        | 0          | J-<br>immediate |
| -Inst[31]- | Inst[19:12] | Inst[20] | Inst[30:25] | Inst[24:21] | Constant 0 | minediale       |


- Range of byte for unconditional jump
  - 20bit immediate(half word encoded)



# TODO5: PC, Jal, Jalr

#### MIPS RISC-V





PC = (Branch) ? BranchAddr : (Jump) ? JumpAddr : PC+4

PC = (Branch | Jal) ? B/Jal Addr : (Jalr) ? JalrAddr : PC+4



### **TODO6: ALU Control Signal**


For HW3, it is possible to take only funct7[5], funct3 and OP[4:3] into consideration

| funct7                |           |           | 1  | funct3  |    |                        | OP                     |      |
|-----------------------|-----------|-----------|----|---------|----|------------------------|------------------------|------|
| IR[31:25]             | IR[24:20] | IR[19:15] | IF | R[14:12 | 2] | IR[11:7]               | IR[6:0]                | Inst |
| 000000                | Rs2       | Rs1       |    | 000     |    | Rd                     | 01 <mark>10</mark> 011 | ADD  |
| 0100000               | Rs2       | Rs1       |    | 000     |    | Rd                     | 01 <mark>10</mark> 011 | SUB  |
| 000000                | Rs2       | Rs1       |    | 111     |    | Rd                     | 01 <mark>10</mark> 011 | AND  |
| 000000                | Rs2       | Rs1       |    | 110     |    | Rd                     | 01 <mark>10</mark> 011 | OR   |
| 000000                | Rs2       | Rs1       |    | 010     |    | Rd                     | 01 <mark>10</mark> 011 | SLT  |
| lmin[11:5]            | Rs2       | Rs1       |    | 010     |    | Imm[4:0]               | 01 <mark>00</mark> 011 | SW   |
| Imm                   | [11:0]    | Rs1       |    | 010     |    | Rd                     | 00 <mark>00</mark> 011 | LW   |
| lmm[12 10             | 0:5] Rs2  | Rs1       |    | 000     |    | Imm[4:1 11]            | 11 <mark>00</mark> 011 | BEQ  |
| lmm[20 10:1 11 19:12] |           |           |    |         | Rd | 11 <mark>01</mark> 111 | JAL                    |      |
| lmm                   | [11:0]    | Rs1       |    | 000     |    | Rd                     | 1100111                | JALR |



## **TODO6: ALU Control Signal(Cont)**

| <b>ALU Control Lines</b> | Functions | Instructions |
|--------------------------|-----------|--------------|
| 0000                     | AND       | AND          |
| 0001                     | OR        | OR           |
| 0010                     | ADD       | SW, LW       |
| 0110                     | SUBSTRACT | SUB, Branch  |
| 1000                     | SLT       | SLT          |



#### One of many solutions for ALUCtrl :

ALUCtrl[0] = OP[4] & funct3[2] & funct3[1] & (!funct3[0])

ALUCtrl[1] = !(OP[4] & (!OP[3]) & funct3[1])

ALUCtrl[2] = ((!OP[4]) & (!funct3[1])) | (funct7[5] & OP[4])

ALUCtrl[3] = OP[4] & (!funct3[2]) & funct3[1]



### **Before We Move On: Endian**


#### MIPS (Big-endian)

add r1, r2, r3 # r1 = r2 + r3

↓31bit . Ubit **❖ ~** 000000 00010 00011 00001 00000 000000 OP rs = r2 rt = r3 rd = r1 shamt=0 funct = 0

00 43 08 00 (Instruction in Big Endian & Hex) [31:16] [15:0]

| 128x32<br>SRAM | [31:24] | [23:16] | [15:8] | [7:0] |
|----------------|---------|---------|--------|-------|
| 0              | 00      | 43      | 80     | 00    |
| :              |         |         |        |       |
| 127            |         |         |        |       |



add r1, r2, r3 # r1 = r2 + r3

RISC-V (Little-endian)

↓31bit **⊥**0bit 0000000 00011 00010 000 00001 0110011 \$rs2=\$r3 \$rs1=\$r2 funct3 \$rd=\$r1 funct7

Instructions are stored in memory in a littleendian sequence of bytes

00 31 00 B3 (hex) B3 00 31 00(hex) [31:16] [15:0]

[15:0] [31:16]

128x32 [31:24] [23:16] [15:8] [7:0] **SRAM** 00127




## **TODO7: Data Format**

- Be cautious with endian when load/store data
  - Need to perform conversion when encountering the interface of SRAM
  - Assume data 0x0A0B0C0D

Instruction
Memory
(0x0D0C0B0A)

0x0A0B0C0D
fetch





## **Appendix A**

- Why Little endian?
  - Fetch with the same address if a given value is stored in different width
    - > 32bit 0x0D0C0B0A
    - > 64bit 0x000000000D0C0B0A
    - We can always fetch the lowest 32bit address
  - Mainstream
    - ➤ Intel x86

