
Honework #5: Matt kneer

Chapter 5 problems 5.4, 5.11, 5.12, 5.14.



[M] At some point in the execution of a program, registers R4, R6, and R7 contain the values 1000, 7500, and 2500, respectively. Show the contents of registers RA, RB, RZ,

RY, and R6 in Figure 5.8 during steps 3 to 5 as the instruction

Subtract

is fetched and executed, and also during step 1 of the instruction that is fetched next.

Rb. R4, R7

| step | IRA | RB | R2. | RY | R6 1 |
|------------|-------|------|------|------|------|
| . 3. | 100 | Map | Soup | ? . | 1000 |
| 4 | 3 500 | 400 | Saws | 1004 | 1000 |
| · S | 3000 | 2100 | San | tren | 5000 |

5.11 [M] A RISC processor that uses the five-step sequence in Figure 5.4 is driven by a 1-GHz clock. Instruction statistics in a large program are as follows:

| Branch | 20% |
|----------------------------|-----|
| Load | 20% |
| Store | 10% |
| Computational instructions | 50% |

Estimate the rate of instruction execution in each of the following cases:

- (a) Access to the memory is always completed in 1 clock cycle.
- (b) 90% of instruction fetch operations are completed in one clock cycle and 10% are completed in 4 clock cycles. On average, access to the data operands of a Load or Store instruction is completed in 3 clock cycles.

a

New Frewhon

Action Step

- 1 Fetch an instruction and increment the program counter.
- 2 Decode the instruction and read registers from the register file.
- 3 Perform an ALU operation.
- 4 Read or write memory data if the instruction involves a memory operand.
- 5 Write the result into the destination register, if needed.

(6.9 x 1) + (0.1 x 4) = 0.9 + 0.4 = 1.3 wyder 6 'equite ' per inst

[E] The execution of computational instructions follows the pattern given in Figure 5.11 for the Add instruction, in which no processing actions are performed in step 4. Consider a program that has the instruction statistics given in Problem 5.11. Estimate the increase in instruction execution rate if this step is eliminated, assuming that all execution steps are completed in one clock cycle.

Action
$$\label{eq:memory} \mbox{Memory address} \leftarrow \mbox{[PC]}, \mbox{ Read memory, } \mbox{IR} \leftarrow \mbox{Memory data, } \mbox{PC} \leftarrow \mbox{[PC]} + 4$$

- Decode instruction, RA ← [R4], RB ← [R5]
- $RZ \leftarrow [RA] + [RB]$
- $RY \leftarrow [RZ]$

Step

1


- [M] The instructions of a computer are encoded as shown in Figure 5.12. When an immediate value is given in an instruction, it has to be extended to a 32-bit value. Assume that the immediate value is used in three different ways:
- (a) A 16-bit value is sign-extended for use in arithmetic operations.


5.14

- (b) A 16-bit value is padded with zeros to the left for use in logic operations.
- (c) A 26-bit value is padded with 2 zeros to the right and the 4 high-order bits of the PC are appended to the left for use in subroutine-call instructions.

Show an implementation for the Immediate block in Figure 5.19 that would perform the required extensions.

| | | | | Select |
|---|--|--|--|--------|
| as Ryder-opened format: | | | | . 00 |
| · Asial, Asial, Rost & Op-codo · no immediate value must | | | | |
| b) Familiare-Operand format: | | | | . 0,1 |
| · Race, Rost & OP-code. · impediate operant is 16-bit - 32 bit. | | | | |
| c) Call Format: . 26-31t involvate value and of code field. | | | | . 10 |





(a) Register-operand format



b) Immediate-operand format



(c) Call format

