


in an ALU operation. The result of that operation is stored in register RZ to be used directly previous contents. This problem involves tracing the contents of register RZ over multiple cycles. Consider the two instructions

In: Add R3, R2, R1
I2: LShiftL R3, R3, #1
I3: MEROWN

While instruction I_1 is being fetched in cycle 1, a previously fetched instruction is performing an ALU operation that gives a result of 17. Then, while instruction I_1 is being decoded in cycle 2, another previously fetched instruction is performing an ALU operation that gives a result of 198. Also during cycle 2, registers R1, R2, and R3 contain the values 30, 100, and 45, respectively Using this information, draw a timing diagram that shows the contents of register RZ during cycles 2 to 5.



6.10 [M] Additional control logic is required in the pipeline to forward the value of register RZ as shown in Figure 6.5. What specific conditions must this additional logic check to determine the settings of the multiplexers feeding the ALU inputs in the Compute stage of the pipeline? Additional MUX A For potential forwardly muxes must check Register dependencies between instructions of data department mux A is added & mix B extended to allow either e. the value read from the register like RA Immediate value 2. RZ from previous ALV result 1 MuxB operand forward MuxA 3. immediate value of he into ALV inputs silcited by Muxes ABB ALU Modification of the datapath of Figure 5.8 to support data Figure 6.5 forwarding from register RZ to the ALU inputs. Control signal logic: The destination of Previous ALU result (I) is compared with sources of successive ALV compute stoge (Ist). This comparison declates the multiplexor settings for muses A & B I result K I jet source (5) match, then RZ 3 boroaded to rest compate stage to avoid stalls.