Matt kruger Homework #5: 5.15, 5.20, 5.23, 5.25

[E] We have seen how all RISC-style instructions can be executed using the steps in Figure 5.4 on the multi-stage hardware of Figure 5.8. Autoincrement and Autodecrement addressing modes are not included in RISC-style instruction sets. Explain why the instruc-

Load R3, (R5)+ // relieves dota from EA: [R5]+4 & places into R3

cannot be executed on the hardware in Figure 5.8.

characteristics:

RESC:

- · Single word Instructions
- · work done on ryistors
- . simple addressing sales
- and shore

- CISC: instructions 21 march(5)
 - . work dow in nemon

 - not constrained to loubliture

Autoinument 1 Auto Leremut:

- · useful in stances
- · apply offset to painter copaining to registral withour before (pap) or either (push)

Why court RDSC Accommodate There?

CISC can operate directly in aremany while RESC cannot (due to its adherence to load/store). This means CDSC is alk to putorm aquations such as increments I decements on values registry point to in numary.

Equivalent Rose histrations:

LOAD R3, (RS)


A DD R3, R3, #4

11 apply incurrent on unbook in 123 assumably work length of 32 bits (4 4 (ki)

AUSWER

Address

5.20 [M] Consider the actions needed to execute the instructions given in Section 5.4.1. Derive the logic expressions to generate the signals C_select, MA_select, and Y_select in Figures 5.18 and 5.19 for these instructions.



27 26 22 21 17 16

(a) Register-operand format

Control signals for the datapath

No action

Pastruchions Given; multiak I am

| Step | Action |
|------|--|
| 1 | $Memory \ address \leftarrow [PC], \ \ Read \ memory, \ \ IR \leftarrow Memory \ data, \ \ PC \leftarrow [PC] + 4$ |
| 2 | Decode instruction |
| 3 | PC ← [PC] + Branch offset |

s. unconditional branch

No Logic; branches to "Loop" regardless

| Step | Action |
|------|--------|
| | |

- $Memory \ address \leftarrow [PC], \ \ Read \ memory, \ \ IR \leftarrow Memory \ data, \ \ PC \leftarrow [PC] + 4$
- Decode instruction, RA \leftarrow [R5], RB \leftarrow [R6]
- Compare [RA] to [RB], If [RA] = [RB], then $PC \leftarrow [PC] + Branch$ offset
- No action

Y_Schict: 0

2. Bmn. if [RS] = CR63

if contents in RS = A6 -> branch

c. select : LCAS] = [R6] + (PCH) + ([AS] = [A6]) · Loop MA_ sweet: 0

Step Action

- $Memory \ address \leftarrow [PC], \ \ Read \ memory, \ \ IR \leftarrow Memory \ data, \ \ PC \leftarrow [PC] + 4$
- Decode instruction, RA ← [R9]
- $PC\text{-}Temp \leftarrow [PC], \ PC \leftarrow [RA]$
- $RY \leftarrow [PC\text{-Temp}]$
- $Register\ LINK\ \leftarrow [RY]$


3. call-Ryister Rq Simply call rytofr what in Kg


c_select: R9 MA_ salect: 0 Y_select: 0

- [M] Derive the logic expressions to generate the signals PC_select and INC_select shown in Figure 5.20, taking into account the actions needed when executing the following instructions:
 - Branch: All branch instructions, with a 16-bit branch offset given in the instruction
 - Call_register: A subroutine-call instruction with the subroutine address given in a generalpurpose register
 - Other: All other instructions that do not involve branching


Not mixes; but instruction is lof) unds, which determine select signals MUSTL & MUXZNL


| В | C | 0 | PC . | Select | В | C | 0 | INC. | Select |
|-----|----|-----|------|------------|-------|-----|-----|------|--------------------|
| | 0 | • | × | impresion | 0 | 0 | 0 | × | impossiba |
| 0 | 0 | | ι, | отнёв | 0 | . 0 | ı | 0 | PHICK |
| . 0 | | 0 | 0 | . CACL . | 0 | , (| , 0 | l x | CACL impossible |
| 0 | ı | · · | χ. | impossible | 0 | . 1 | | | · |
| ı | 0 | 0 | 0 | BRANCH | (| 0 | 0 | \ \ | impossibu |
| · | 0 | 0 | \ × | impossibu | | . 0 | . 0 | \ x | impossible |
| | ι. | | × | impossible | ٠, | ٠. | | | impossibu |
| . (| 1. | 0 | k | impossible | . (| | . 0 | `` | , - · · · |






| | | rc_south | Zwc_sek |
|---------|-----|----------|---------|
| If brau | | . 1 | . 0 |
| IF call | -> | 1 | 0 |
| 2F 0H/2 | , → | . 0 | · |






INC_SALLY:



on the processor of Figure 5.24. Assume 32-bit operands

LOAD R3. (R5)+



1: // Fetch Instruction manory Addres - [PC] read Newwy. wait for Meany Andron Complete signal IR - memory data. PC - [PC]+4

2: // Decode Dustrution Decole Eustrubian

9:11 Execute Zusharhan; temps holds nemory Addres - [PC] read Newny, wait for memory Andrew Complete siqual LANGO Templ - memory data, PC + [PC]+4

4: // Tump 2 holds addres in R3 (Trup) Tump2 + [Tump13 = [R3]

5: 11 Tung 1 applies Right street Tung 1 - [tung 17 + [RS]

6: 11 with south memory Addres - (temp2], Memory Data - (Tempi). Write newy, wait for Munny function compute signed (MfC)