

# Homework #5 : 5.15, 5.20, 5.23, 5.25 Matt Krueger

**5.15 [E]** We have seen how all RISC-style instructions can be executed using the steps in Figure 5.4 on the multi-stage hardware of Figure 5.8. Autoincrement and Autodecrement addressing modes are not included in RISC-style instruction sets. Explain why the instruction

Load R3, (R5)+ // retrieves data from EA: [R5] + 4 & places into R3

cannot be executed on the hardware in Figure 5.8.

Characteristics:

RISC:

- Single word instructions
- Work done on registers
- Simple addressing modes
- ★ load/store

CISC:

- instruction  $\geq 1$  word(s)
- work done in memory
- complex addressing modes
- ★ not constrained to load/store

Autoincrement & Autodecrement:

- useful in stacks
- apply offset to pointer (pointing to register) either before (pop) or after (push)

Why can't RISC accommodate these?

CISC can operate directly in memory

while RISC cannot (due to its adherence to load/store).

This means CISC is able to perform operations such as increments/decrements on values registers point to in memory.

Equivalent RISC instructions:

LOAD R3, (R5)

// load pointer to memory location into R3

ADD R3, R3, #4

// apply increment on value in R3 assuming word length of 32 bits (4 bytes)

ANSWER

**5.20 [M]** Consider the actions needed to execute the instructions given in Section 5.4.1. Derive the logic expressions to generate the signals C\_select, MA\_select, and Y\_select in Figures 5.18 and 5.19 for these instructions.




Figure 5.18 Control signals for the datapath.




Figure 5.19 Processor-memory interface and IR control signals.



(a) Register-operand format

★ There are multiple instructions given; I am not sure of which to use

Step	Action
1	Memory address $\leftarrow [PC]$ , Read memory, IR $\leftarrow$ Memory data, PC $\leftarrow [PC] + 4$
2	Decode instruction
3	PC-Temp $\leftarrow [PC]$ , PC $\leftarrow [RA]$
4	No action
5	No action

1. unconditional branch

Step	Action
1	Memory address $\leftarrow [PC]$ , Read memory, IR $\leftarrow$ Memory data, PC $\leftarrow [PC] + 4$
2	Decode instruction, RA $\leftarrow [R5]$ , RB $\leftarrow [R6]$
3	Compare [RA] to [RB]. If [RA] = [RB], then PC $\leftarrow [PC] +$ Branch offset
4	No action
5	No action

2. Branch\_if\_[R5] = [R6]

if contents in R5 = R6  $\rightarrow$  branch

C\_select:

$$[CAS] = [R6] \cdot (PC) + [R5] \cdot \text{Loop}$$

MA\_select: 0

Y\_select: 0

Step	Action
1	Memory address $\leftarrow [PC]$ , Read memory, IR $\leftarrow$ Memory data, PC $\leftarrow [PC] + 4$
2	Decode instruction, RA $\leftarrow [R9]$
3	PC-Temp $\leftarrow [PC]$ , PC $\leftarrow [RA]$
4	RY $\leftarrow [PC-Temp]$
5	Register LINK $\leftarrow [RY]$

3. Call-Register R9

Simply call register contents in R9

C\_select: R9

MA\_select: 0

Y\_select: 0

No Logic; branches to "Loop" regardless

5.23 [M] Derive the logic expressions to generate the signals PC\_select and INC\_select shown in Figure 5.20, taking into account the actions needed when executing the following instructions:

- B: Branch: All branch instructions, with a 16-bit branch offset given in the instruction
- C: Call\_register: A subroutine-call instruction with the subroutine address given in a general-purpose register
- O: Other: All other instructions that do not involve branching

Not muxes; but instruction is (of) 3 bits, which determine select signals for MUX PC & MUX INC




Figure 5.20 Control signals for the instruction address generator.

P	P0	b	q	
0	0	0	0	m0
0	0	1	0	m1
0	1	0	0	m2
0	1	1	0	m3
1	0	0	0	m4
1	0	1	0	m5
1	1	0	0	m6
1	1	1	0	m7

B	C	O	PC-Select
0	0	0	x impossible
0	0	1	1 OTHER
0	1	0	0 CALL
0	1	1	x impossible
1	0	0	0 BRANCH
1	0	1	x impossible
1	1	1	x impossible
1	1	0	x impossible

B	C	O	INC-Select
0	0	0	x impossible
0	0	1	0 OTHER
0	1	0	1 CALL
0	1	1	x impossible
1	0	0	1 BRANCH
1	0	1	x impossible
1	1	1	x impossible
1	1	0	x impossible

	PC-select	INC-select
If branch →	1	0
If call →	1	0
If other →	0	1

B	C	O	PC-Select
0	0	0	x
0	0	1	1
0	1	0	0
0	1	1	x
1	0	0	0
1	0	1	x
1	1	1	x
1	1	0	x

B	C	O	INC-Select
0	0	0	x
0	0	1	1
0	1	0	1
0	1	1	x
1	0	0	1
1	0	1	x
1	1	1	x
1	1	0	x

5.25 [M] Give the sequence of steps needed to fetch and execute the instruction Load R3, (R5)+ on the processor of Figure 5.24. Assume 32-bit operands.

LOAD R3, (R5)+




Figure 5.24 Three-bus CISC-style processor organization.

- 1: // Fetch Instruction  
memory Address ← [PC],  
read Memory,  
wait for Memory function complete signal (MFC),  
IR ← memory data,  
PC ← [PC] + 4
- 2: // Decode Instruction  
Decode Instruction
- 3: // Execute Instruction; temp1 holds memory address, PC incremented again  
memory Address ← [PC],  
read Memory,  
wait for Memory function complete signal (MFC),  
Temp1 ← memory data,  
PC ← [PC] + 4
- 4: // Temp2 holds address in R3 (Temp1)  
Temp2 ← [Temp1] = [R3]
- 5: // Temp1 applies register offset  
Temp1 ← [Temp1] + [R5]
- 6: // write back  
memory Address ← [Temp2],  
memory Data ← [Temp1],  
Write memory,  
wait for Memory function complete signal (MFC)