

ALU Control

Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control Input
LW	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
Branch equal	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	AND	0000
R-type	10	OR	100101	OR	0001
R-type	10	set on less than	101010	set on less than	0111

Notice ALUOp is never 11

R-type 5..0 has function

LOAD/STORE : Add immediate to register
BRANCH EQUAL: subtract to see if equal
 operators

Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
Branch equal	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	AND	0000
R-type	10	OR	100101	OR	0001
R-type	10	set on less than	101010	set on less than	0111

ACTIONS

1. Add
2. Subtract


Func:

3. subtract

4. AND

5. OR

6. set on less than



Instruction	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1


ALU of 2 bits

RegDst

controls MUX before the register file

if == 0 then register destination will be from the rt field (20:16)

if == 1 then register destination will be from the rd field (15:11)



Instruction	RegDst	ALUSrc	Memo-Reg	Reg-Write	Mem-Read	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

4


don't write back to reg file. CRTL signals don't allow, so have or just don't care

RegWrite

control signal for writing to register

if == 0 then do not write

if == 1 then write data to register



Instruction	RegDst	ALUSrc	Memo-Reg	Reg-Write	Mem-Read	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

5


1: True
0: False

ALUSrc

controls MUX before ALU

if == 0 then second operand comes from the register file

if == 1 then second operand comes from sign-extended 16-bits of instr.



Instruction	RegDst	ALUSrc	Memto-Reg	Reg-Write	Mem-Read	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

6


RS is first operand
RT is second operand

PCSrc

controls MUX that updates PC

if == 0 then PC += 4

if == 1 then PC points to branch target; notice that Branch and Zero must be == 1



Instruction	RegDst	ALUSrc	Memto-Reg	Reg-Write	Mem-Read	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1


7

MemRead

control signal that allows Dmem read

if == 0 then don't read

if == 1 then read from address and place on Read data bus



Instruction	RegDst	ALUSrc	Memto-Reg	Reg-Write	Mem-Read	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1


8

MemWrite

control signal for Dmem write

if == 0 then don't write

if == 1 then write data to the address from the ALU



Instruction	RegDst	ALUSrc	Memto-Reg	Reg-Write	Mem-Read	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

9


only write to mem

MemtoReg

controls MUX at far right

if == 0 then write data from ALU to register

if == 1 then write data from Dmem to register



Instruction	RegDst	ALUSrc	MemtoReg	Reg-Write	Mem-Read	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

10

only
for load memory
do we go to memory
& place int right

Truth table for main control unit

inputs are opcodes

outputs are signals

Input or output	Signal name	R-format	lw	sw	beq
Inputs	Op5	0	1	1	0
	Op4	0	0	0	0
	Op3	0	0	1	0
	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
Outputs	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

11

Summary

microprocessor without interleaved pipeline stages

We looked at a simple MIPS implementation that used a single long instruction cycle for every instruction.

The CPU can only do one instruction at a time.

The clock cycle has to be long enough for the slowest instruction: lw

Instruction class	Instruction fetch	Register read	ALU operation	Data access	Register write	Total time
Load word (lw)	200 ps	100 ps	200 ps	200 ps	100 ps	800 ps
Store word (sw)	200 ps	100 ps	200 ps	200 ps		700 ps
R-format (add, sub, AND, OR, slt)	200 ps	100 ps	200 ps		100 ps	600 ps
Branch (beq)	200 ps	100 ps	200 ps			500 ps

13

Time:

second	: 1 s	(s)	
millisecond	: $1 \cdot 10^{-3}$ s	(ms)	
microsecond	: $1 \cdot 10^{-6}$ s	(μs)	
nanosecond	: $1 \cdot 10^{-9}$ s	(ns)	
picosecond	: $1 \cdot 10^{-12}$ s	(ps)	


- loading an app, compiling
- disk seek, keyboard input
- interrupts, system calls
- Ram access, CPU cycles
- gate delays, signal timing

Don't memorize, think!

- does it perform operation
- does it need memory
- does it branch
- does it write to reg

Main control output


MemWrite	RegDst
MemRead	ALUSrc
RegWrite	MemtoReg
Branch	



Instruction	ReflDet	ALUrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp2
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	0	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1


14

R-type Instructions




Instruction	RegDst	ALUSrc	MemtoReg	Reg-Write	Mem-Read	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

Load Instructions




Instruction	RegDst	ALUSrc	MemtoReg	Reg-Write	Mem-Read	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

Store Instructions




Instruction	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

Branch Instructions





Instruction	RegDst	ALUSrc	MemtoReg	Reg-Write	Mem-Read	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	0	0	0	0
beq	X	0	X	0	0	0	1	0	1


END: calculate next meetings




Instruction 25-0 used for jump actions.







Back to Comp Arch Diagrams



Bricks:

1. instructions contained inside imem.dat
2. verilog files pc.v, br.v, ir.v, & im.v **DO NOT MODIFY**
3. testbench file that only generates clock and reset signals

To do:

1. modify control unit to generate BR_SEL, PC_RST, PC_WRITE, PC_SEL, IR_LOAD
2. modify SISC module to instantiate and connect the pc, br, ir, im modules
3. compass project folder and subm

Imem.dat:

- upon starting simulation, im module reads data inside file: imem.dat
- data is written as 32-bit hexadecimal strings (0x0000). Data sequential from address 0x0000...
- this handles timing of instructions with delays. **Remove elsewhere.**
- These instructions are read during instruction fetch stage of pipeline


1. Fetch
2. Decode
3. Compute
4. Memory
5. Write



PC update:

- pc value incremented as part of instruction fetch stage.
- output is fed into BR module for use in decode stage to determine if branch is taken
- implement BR inside of decode stage

little endian : LSB @ front

operation	opcode	format
nop	0x00	-
ADD	0x21	immediate operand (b)
ADD	0x11	register operand (a)
SHL	0x1B	register operand (a)
SUB	0x12	register operand (a)
SHR	0x1A	register operand (a)
XOR	0x1F	register operand (a)
NOT	0x14	register operand (a)
ROL	0x19	register operand (a)
OR	0x15	register operand (a)
AND	0x16	register operand (a)
ROR	0x18	register operand (a)
BNE	0x61	register operand (a)
BR	0x51	immediate operand (b)
BNR	0x71	register operand (a)
HALT	0xF0	-





many small differences...

