

Control unit Arch.?

- 1. hardwired:
 - signals generated by fixed logic circuits
 - Fast but inflexible (difficult to modify)
- 2. microprogrammed:
 - control signals generated by microprogram
 - slower, but more flexible

SISC:

- Simple Instruction Set Computer
- multi-cycle RISC computer
- & separates data and instruction memory

word length: 32-bits

Bit-ordering: little endian

General Purpose Registry: 16, 32-bit registers

program counter: 16 bits

Instruction/data space: 2^{16} bits \rightarrow 64 kilo words (kw)

Addressing Resolution : 32 bits

Byte Ordering: little endian

Instruction Set: LOAD/STORE (LISL)


Register Operand Length: 32 bits

Immediate Operand Length: 16 bits

clock rate: 1 cycle per 10 ns

cycles per instruction: 5 (i.e. instructions take 50ns)

Addressing Modes: Immediate, Register Indirect, Index, absolute, auto pre-increment, auto post-decrement



Not Indians
Indians?

- specifies how bytes are stored in memory for multi-byte data types (int, float, etc)
- determines how data is read & written to

GPRS?

- * versatile registries

- why "General"?

- Not restricted to specific purpose (Unlike special purpose registers) - flags
- arithmetic, logic, addressing, or temporary storage → add, mov, load, etc.
- R0 - R12 in ARM
- EAX, ECX, EDI, EDI in x86

- Special registers
 - Program Counter (PC)
 - Stack Pointer (SP)
 - Instruction Register (IR)
 - ... (purpose registers)
- Floating-point registers
 - Store floating point
- Vector registers
 - Store & process multiple values simultaneously
- Status register
 - Flags (C, Z, V, M, etc.)

Control Register
- manages CPU
operations & configurations

Memory vs Registers?

RAM

Registers

- | main memory | cache |
|---|---|
| <ul style="list-style-type: none"> • outside CPU • slow • instructions • data | <ul style="list-style-type: none"> • inside CPU • small & fast • limited • temp storage |

Address Resolution?

- process of determining physical location in memory for corresponding memory address

memory Address: unique identifier for a location in memory
Address Bus: hardware pathway used by CPU to specify an address


Addressable Memory: total amount of memory accessible by address

32 bit addresses $\rightarrow 2^{32}$ locations 4GB 24GB

Addressing modes?

- * how CPU interprets operands in an instruction to access data or memory
- how the Effective Address (EA) is calculated by the CPU

Immediate, Register Indirect, Index.



Bit Bucket?


- * ^{not in typical conversation} colloquial way to describe a register when data is written to, but not used or read back
 - * "throws away" contents placed into; always 0
- vie cases:
- clear or ignore data
- bad data

Examples:
 ADD R0, R1, R2
 CMP R1, R2
 BEQ label
 LDR R0, [R3]

}] we R0 as condition

Data path?

- Data path:
- * hardware components that perform operations like arithmetic, logic, and data movement
 - * collection of functional units & interconnections that perform data processing and on CPU
- ALU, Registers, Multiplexers, Memory Access Units, Buses, Program Counter, Instruction Register



Types of Database:

- **single-cycle:**
 - Executes entire instruction in one cycle
 - simple, but inefficient for complex tasks
- **multi-cycle:**
 - Breaks instructions into smaller tasks each taking one clock cycle
 - complex, but more efficient
- * **pipelined:**
 - common in modern CPUs
 - overlap multiple instructions to higher

Project: Comp. Arch.


1. Create Top level SSSC.v file which instantiates & connects various components at datapath.
2. Design control unit that will provide various control signals to the other components

phase 1:

- Implement Datapaths
- verify correct operation

TODO:


1. Implement register & immediate operand instructions
2. create testbench file to instantiate SIS.v file
3. Provide testbench with reset and clock signals
4. Provide set of simulated instructions to datapath




(a) Register-operand format



(b) Immediate-operand format



(c) Call format




ctrl.v code

- ① pos clk / reset check
if rst.f \neq 0 \rightarrow move states

- ② combinational procedure
case (present_state)

start0 (init) \rightarrow start1
start1 \rightarrow fetch
fetch \rightarrow decode
decode \rightarrow execute
execute \rightarrow mem
mem \rightarrow writeback



- ③ when present state or opcode changes

default values:

rt_we : 0

wb_sel : 0 default writeback

alu_op: NOP 0000

Parameters

• constants of present state

start0 : 0


start1 : 1

fetch : 2

...

writeback : 6

Component: ALU



inputs:

clk: system clock

rsa: operand A via register file (32-bits)

rsb: operand B via register file (32-bits)

imm: immediate value to be sign extended (16-bits) → 32-bit inside ALU

alu-op: controls operation to be performed by ALU (4 bits)

Bit 0: 1: update status reg
0: don't update status reg

Bits [3:13]: specify operation

fnct: controls function to be performed (4 bits)

outputs:

alu-result: output from ALU (32-bits) & latched on positive edge of clock

stat: status flags (4-bits)

B3: carry [C]

B2: overflow [V]

B1: negative [N]

B0: zero [Z]

stat-en: controls if status bits from output should be saved (4-bits)

B3: carry [C]


B2: overflow [V]

B1: negative [N]

B0: zero [Z]

Component: control unit

SISC_tb




Inputs:

- CLK**: system clock 1 bit
- RST_F**: reset signal 1 bit
- opcode**: operation to be performed 4 bit
- mem**: memory mode 4 bit

outputs:

- rf-we**: register file write enable
- alu-op**: alu opcode
- wb_sel**: writeback select for source registers

Component: m-x32



inputs:

wb.sel: select which input propagates to reg writeback (1 bit)

0: no write

1: yes writeback


in-a: first input default 0x0000000000000000 (32 bits)

in-b: second input output from ALU result (32 bits)

outputs:

out: multiplexer output to be written back to register

component: register file



ከጥቅም፡

read-rega: address for reg A value (4 bits)

read-ry5: address for ry5 value (4 b. in)

write_reg: address of register to write to (4 bits)

write-data: data to write to register write-by address (32 bits)
rt we must be 1

rf-we : enable writeback

3 steps:


ra: register a into ALU contents of read-reg (32 bit)

rsb : register b in ALU contents of read-reg (32 bit)

note these are latched on positive edge of clock

Component: Status Register

SISC_tb



inputs:

clk: system clock (14.7) (pos edge)

in: status register bits from ALU operation (4 bits)

enable: for in bits update status register 4 Flags (4 bits)
each bit in en set,

outputs:

out: status bits sent from ALU (4 bits)