mis: block of B transferred from main memory to cache: 104 for first, the

Time for ideal cache

remodeing 7 in 19 with initial arters bely

 $\frac{\text{Time without cache}}{\text{Time with cache}} = \frac{130 \times 10\tau}{100(0.95\tau + 0.05 \times 19\tau) + 30(0.9\tau + 0.1 \times 19\tau)}$

E dept

Watt Kruche

[M] Give a critique of the assumption made in Example 8.1, in Section 8.7.1, that the miss penalty is the same for both read and write accesses. Consider both the write-through and write-back cases, as described in Section 8.6, in formulating your answer.

8.7.1: Hit Rate and Miss Penalty

write - back:

write-through: · update only the cache location, marking the block

memory location updates combining if as dirty (i.e modified).

+ simply . Marin memory updated only once the dirty black is - unneccessory unites

evicted from the cause + fucter

count : T may : 104

8.1:

:. miss penally , M2 + + 10 + + 7 + 7 = 19 +

Assumptions: 1. 30% of the Anstructions are Rlw

2. h; + rates coule : 0.95 , data : 0.9

3. Sawe asies penalty for both NU

Critique: the assumptions are an accessinglification for earlier calculations. It fails

due to the Aret that con has SEPARATE R/W paths, thus the "3." assumption is not tree.

The RIW penalty depends heavily on the course to main writing policy.

a unit miss doesn't region armay to be formed, thus this is immediaty smaller than a read once. additionally a unk bit is store than a read bit as the party to make persony is further than earther more of unto back a unto though , than the untotack mis is read only personly.

Because of white suck & unterthrough behavior stated about, the three are some contral flow in the assomption

8.19 [M] Consider a computer system in which the available pages in the physical memory are divided among several application programs. The operating system monitors the page transfer activity and dynamically adjusts the number of pages allocated to various programs. Suggest a suitable strategy that the operating system can use to minimize the overall rate of page transfers.

Pope transfers is. page faults are cosses to the correct system as memory from secundary transfers such as a dist or \$500 moust be accorded. This is costly as it must prose the running process, locate the running page on disk as a color memory mass that to load it into some visy an algorithm such as also the to entit a page.

the oreself rate of page trusters:

1. Learning Set model: exploits locality by using a workery set window, & This works by tracking the cet of pages achiely used in d. Note that d is a sunt time window. There must be enough nearning to toold the working set to avoid faults. If the total demand is greater than the available armony than we reduce metagraphonoing.

After Loss som rescorch, I found two protential stratifies to minimize

This works by manimy the Engrany of page faults for could process concerty becay

(no. 2f this is low, then we reclaim the pages and distribut them to other possession.

2f treguent is unto, we give it shore pages. Our goal is to maximise the number of your

per processes, exceptly processes that below critical full outs. This makes same as

resource for processes differs. A clear example at this would be a longe, wolable

frequent return a smaller, has valable program. Obstorby, these shouldn't be allocated

the same resources by the comple given.

Yr - Academia - # 24, #28

Learning comes from :

3. (6'5

8.20 [M] In a computer with a virtual-memory system, the execution of an instruction may be interrupted by a page fault. What state information has to be saved so that this instruction can be resumed later? Note that bringing a new page into the main memory involves a DMA transfer, which requires execution of other instructions. Is it simpler to abandon the interrupted instruction and completely re-execute it later? Can this be done?

Yes, we can saw state of the consent instructioners body processed by the cope in the Sistye popular. Entemphion from page wills should prompt the computer to 1. pregner countr -> can state
-> it instructors in introper after cc's. 2. Rysh content

- Sau 12-te 4. pipeline state 5. Page table K TLB states -> save shore

Yes, it is simple it are conjust restort the instation - IF the instaulance can be nearthed.

An example of an exception to restrict is the Auto munual/decount opening.

Yes, this can be down, but with contion.

8.21 [E] When a program generates a reference to a page that does not reside in the physical main memory, execution of the program is suspended until the requested page is loaded into the main memory from a disk. What difficulties might arise when an instruction in one page has an operand in a different page? What capabilities must the processor have to handle this situation?

Having the operands split between physical and without among is prollematic. If the memory from virtual spones has n't seem loaded into main yet obsvirusly that isn't always available. The possible difficulties are:

1. mil insputtion page fruit. Cathor best of inct.). Foult!

2. Auto inveneshy/ designatry my reach army atties what concerty booked. Built!

To Minit them. The processor must be built to handle respected instruction.

Cor fully execute or completely rollback wrent whichion ... shills to sav ROGS).

Additionally, forestor should maintain robust page fulles