control unit Arch? to bandwired:

. Commit presented by texact layer converts:

. Commit presented (difficult to analyty)

2: Micro programmed:

. Commit sighally presented by managraphian

. Source, but your Committee. Part 1: 3/2 operand us Adenss? کے ، control unit? · Simple Instruction set Computer \* data or value operated on by instruction set # location in aremony where data is stored or received 4 but at che that would sweepen · multi-cycle RESC complete of instructions by generally control signals · Specifies where data · specifics what the instruction should act 4 secontes data and instruction memory · Loodinates operations on the data gaths, wemay, & other temperate Execution of courted what:

1. Instruction Fatable after installed address of the security of word length: 32.4" ADD RI, RZ LOAD RI, COXICOOS Bit · ordering : little Endian Ex: operation STORE RZ, (RS) Consecut forfer expiritus: 16, 32-6.7 rystvs MOVE A3, #5 program countr: lb bits Instruction/data space: 216 bits -> 64 kilo words (kw) mords s Logic us Control? . natural unit of data used by a porticular Addressing Resolution: 32 with toproduce dury a coordination of on data operations & data comple ordistrative. Byte ordering: withe endian er largest chanks of data that copy can procen Instruction Set: LOAD/STORE ·ALV minment ex: adding Ex: decoding instruction Register opened largets: 32 bits + wetting addressing: organish into mare-liked the Immediate Operand Lungth: 16 bits + Instruction set Design: introduce beigned to aprol clock Rate: 1 cycle per 10 ms cycles pu Enstruction: S (i.e. instructions take sons) , asto post-decomment Addressing Modes: Immediate, Registr Indirect, Index, wholete aub pre-increment 1. Von Neumann: short instructions & day x86. Alan simplifies design; there ble +( R;) (R;)-(Ri) Loc 2. Horward: sepreted instruction and doct EA Incremental Before Operand : value E4=LOC EA decorrecated after Improved performance; situalhorous incombing extensing & duba accusing Pagent Cooks (10)

Pagent Cooks (10)

South Parish (20)

Enthodor Egyllu (T.C.)

Enthodor Egyllu (T.C.) GPRS? Monoy us Registus? Not Indians ? it versable registers Reg:str1 RAM - why "cewed"? sourced to specific purpose contracted propose regions) . Help (C, E, V, M, etc.) · inside cou . outside cfu a specifies how bytes are stored in memory for multibyte evillamentic, legic, addressing, or temperary storgs - 1000, 1000, 1010, 11.

- 100-112 in ARM -small & fast بسای۔ . instructions . limited data types ( int, float, es). 64x, 66x, 60x, 60x % x 86 . temp stongs 4 determines howdern is read & written to Address Resolution? Example: OxIZ145678 Little Endiona Networking: . Process of determining physical location in memory for corresponding memory address · LSB in lowest exemply address · Gas x 86 millioner, Alen Dx1000 0x1001 0x1001 0x1003

0x180 0x56 0x50 0x12 . usus tota endian memory. Addars; unique idulities for a location in memory Bij Endian | Ox1000 0x1001 0x1001 0x1001 0x1001 0x1001 0x1001 0x1001 0x1001 Addres But : hadane pathway and by cru to specify as added MSB in lowest nemon address Addressable Mereog: total assemt of memory assessable by address # Note, with one always ordered: by be by by by be be be 32 bit appreses -> 232 tocoppers 4.3 PB 24 PB - Endlans ARE for BYTES; not with Instruction set? Bit Bucket? Addressing modes ?. \$ whofield my to describe a right when # culculon of all instructions CPV can execute thou cru interprets operands in an instruction to access data or memory orithmetic, legic, data mouseust, control flow data is written to, but not mad or read back - how the Effective Address (EA) is calculated by the equ 4 "Herrens any" underly placed into; whoogs o - Binony code Immediate, Rayish Indirect, Index. Asm: huma mulable regressible of instruction set, was macmonics accusing data via accusing arrays; pointers or departure sequential data necessary creations access · clear or ignore data leading combonts . red date Exemples
ADD RO, R. R.2
copp RI, Rz. ] vs. Ro as combinen or small values directly Note: had is used as it is homen replace. Signal or DEPARY Types of Dalyath Environ River ) (3) Execution of harboare components that perform operations like arthurhis, logic, and dah mounced of harboare components that proceeding and a collection of functional unifs E interconnections that gertern data proceeding and instruction Becale & · mikeyete: ALV, Rojsters, Mullipherors, Memory Access Units, Buses, Payman Comfer, Enstruction Register

" My Market " Of Cho

# Project: comp. Arch.


- 1. Create top level SISC. I file which instantiates & connects various components of 2. Design control unit that will provide runions custom expenses to the other components.

#### Phase 1:


- · Imprement Datapath
- . weify consect obserption


#### TODO:


- ". Implement register & immediate open
- 2. create testbanch file to instantiate SISC. v file
- 3. Provide testbench with reset and clock signals
- 4. Provide not of simulated instructions to datagail



(c) Call format








detruit values:

wt\_we: 0 default undeface and oppose

famulty

. constant of present state

Component: ALU



inputs:

clk: system clock

(32-bits)

156: opened B vin your file (32-6its)

imme immediate value to be som extend (16-6:33) - 32-6.71 horse to

alver : controls operation to be present by ALU (4 6:45)

Bit 0: 0: don't uplate states ry

Bits (3:13: specify openhou

Fret: controls function to be performed (4 6:14)

outputs:

alu-result: output from ALU (32-4.15) & earched on position edge of clock

state states thanks (4-6-17)

B3: cong (4)

B2: outlow [N7

bi: regulie (A)

60: 3cro [2]


staten: controls it states bits from output should be said (4-4.4)

83 : cong (L)

B2: outlow [N]

bi: regulie [A]

60: 3ero (2)



### Enputy:


CIK; GITM HOLL

RST-F: recet signa

orcobe: openion to

of-we: regist the wife enable

all opcole : while school for source ngists



inputs:


yes write such

compt from Acu re (32 6-25)

outs:

be written lack to register out: multiplexor ortand to

## compount: register his



: در-بابن

red-rega: address for my A value (41:4)

real-ry 5: address for my B water (4 b.h)

write. ray: -deas of registr to wife to (4 6:75)

wite-data: date to write to myste watery addess (32 6.71)

rhwe must be l

rf. WE: enable witchack


artets:

ma: repst a into ALU contents of read-rya (32 51%)

resist to into Acr content of read-ry 6 (32 6.7)

rete three are intend on positive edge of clock

### Component: Status Regist



## inputs:

cile: system whole (15.7) (pos ege)

in: statu nyista lits from ALV aproation (4 6.71)

enable: les in bits uplate status rysta le Flags (4 5.75)
eaul bit in en sot,
outputs:

out: states lib sand from Aco (44ib)