An experimental CPU design
Verilog KiCad C Assembly SystemVerilog Makefile Other
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Failed to load latest commit information.
7seg
fpga
kicad
libsupport
max10
misc
monitor
small
utils
.gitignore