														reg	_mp	orj_x	fer															
	0x26000003 0x26000002																0	x260	0000)1					0>	(260	0000	00			address	
	0x2000000																									0x	:13				SPI register	
	(undefined, reads zero)																								gr	oio x	fer c	ontro	ls		value	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

gpio xfer controls (7 bits) bit fields:

bit 0	serial xfer/busy	Write 1 to apply configuration values to GPIO. Auto-zeroing. Read back value 1 = busy, 0 = idle	default = 0
bit 1	bitbang enable	1 = serial transfer bitbang mode enabled; 0 = bitbang mode disabled	default = 0
bit 2	bitbang resetn	0 = bit bang mode reset; 1 = bitbang mode normal operation	default = 0
bit 3	bitbang load	0 = bit bang mode normal operation; 1 = latch configuration values	default = 0
bit 4	bitbang clock	0->1 transition: Advance data in serial shift register by 1 bit in bitbang mode	default = 0
bit 5	bitbang data right	Value = data to apply to serial data right side shift register (GPIO 0 to 18) on next bitbang clock	default = 0
bit 6	bitbang data left	Value = data to apply to serial data left side shift register (GPIO 19 to 37) on next bitbang clock	default = 0

The reg_mprj_xfer register controls the programming of the configurable GPIO (general-purpose input/output) pins . There are 38 GPIO pins, in two banks of 19. GPIO 0 to 18 start at the bottom right corner of the chip and extend to the midpoint of the top side of the chip. GPIO 19 to 37 start at the midpoint of the top side of the chip and extend to the bottom left corner. The GPIO indexes always increase in a counterclockwise direction around the chip perimeter. The GPIOs are configured through the "user_defines.v" file to have a specific configuration on power-up. However, the GPIOs may be reprogrammed at any time either through the housekeeping SPI or through processor reads and writes to the memory map described on this page. The programming starts with the intended configuration for each GPIO programmed into registers reg_mpri_io_0 to reg_mpri_io_37 (see below). These registers are a staging area for the GPIO configuration. The actual GPIO configuration is kept in duplicate registers next to each GPIO and are not directly readable or writeable. The GPIOs are configured by an automatic programming step that copies the configurations from the registers to the GPIO pins via a serial shift register. The reg_mprj_xfer register controls this programming process. Normally, only the simple, automatic programming is used. The user sets (through the housekeeping SPI or from a running program) bit 0 to start the configuration transfer from housekeeping registers to the GPIO pins. The same bit 0 may be subsequently monitored; when the bit clears, the configuration programming and perform the programming sequence manually.

														reç	յ_mլ	orj_p	wr															
		0>	(260	0000)7					0:	x260	0000	6					0	x260	0000)5					0)	< 260	0000)4			address
																SPI register																
	(undefined, reads zero)																value															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

This register intended for future use powering up/down internal power domains. Currently it has no function.

default = N/A

													reg	_mp	rj_da	atal															
																address															
	0x6A 0x6B 0x6C 0x6D																	SPI register													
	gpio data [a [31	1:0]															value
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

bits 31 to 0 gpio data [31:0] Read values from or write values to the GPIO pins for GPIO[31] (bit 31) down to GPIO[0] (bit 0) default = 0

														reg_	_mpi	rj_da	atah															
																address																
	0A20000012																									0x	69				SPI register	
	(undefined, reads zero)																									gpic	data	a [37	':32 <u>]</u>		value	
31															15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit	

bits 5 to 0 gpio data [37:32] Read values from or write values to the GPIO pins for GPIO[37] (bit 5) down to GPIO[32] (bit 0) default = 0

The **reg_mprj_datah** and **reg_mprj_datal** registers together comprise the 38 bits of data corresponding to the 38 configurable GPIO pins. Writing to the register is only meaningful for GPIO pins that are configured for management control and which are not being controlled by one of the special functions (e.g., SPI master, UART, housekeeping SPI). If the corresponding GPIO is configured for management control, configured as an output, and has the output enabled, then a bit written to these registers will appear as an output value on the corresponding GPIO pin. Reading the value from these registers will read the value at the pin, regardless of whether or not the pin is configured for management control, and whether or not the pin is configured for a special function. However, the GPIO must have the input enabled.

	reg_mp	orj_io_0		
0x26000027	0x26000026	0x26000025	0x26000024	address

						1
/und	ofined reads zero)		0x1D	0x1E		SPI register
31 30 29 28 27 26 25 24	efined, reads zero)	15 14 13	12 11 10 9 8	oio configuration	3 2 1 0	value bit
31 30 29 20 21 20 23 24	23 22 21 20 19 10 17 10	15 14 15	12 11 10 9 6	7 0 5 4 3	5 2 1 0	lon
gpio configuration (13 bits) bit fields	See bit field definitions for reg_	mprj_io_37.				default = 0x1803
	reg_mp	orj_io_1]
0x2600002B	0x2600002A	0	x26000029	0x260000	028	address
			0x1F	0x20	1	SPI register
(und	efined, reads zero)		gr	pio configuration		value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8	7 6 5 4 3	3 2 1 0	bit
gpio configuration (13 bits) bit fields	See bit field definitions for reg_	mprj_io_37.				default = 0x1803
	reg_mp	rj_io_2]
0x2600002F	0x2600002E	0	x2600002D	0x260000	02C	address
			0x21	0x22		SPI register
(und	efined, reads zero)		 	oio configuration		value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8	7 6 5 4 3	3 2 1 0	bit
gpio configuration (13 bits) bit fields	See bit field definitions for reg_	mprj_io_37.				default = 0x0403
	reg_mp	rj_io_3				
0x26000033	0x26000032	0	x26000031	0x260000	030	address
			0x23	0x24		SPI register
(und	efined, reads zero)		gr	oio configuration		value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8	7 6 5 4 3	3 2 1 0	bit
gpio configuration (13 bits) bit fields	See bit field definitions for reg_					default = 0x0801
0x26000037	0x26000036		x26000035	0x260000	034	address
			0x25	0x26		SPI register
(und	efined, reads zero)		gr	oio configuration		value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8	7 6 5 4 3	3 2 1 0	bit
gpio configuration (13 bits) bit fields	See bit field definitions for reg_	mprj_io_37.				default = 0x0403
	reg_mp	orj_io_5				1
0x2600003B	0x2600003A		x26000039	0x260000	038	address
			0x27	0x28		SPI register
(und	efined, reads zero)		gr	oio configuration		value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8	7 6 5 4 3	3 2 1 0	bit
gpio configuration (13 bits) bit fields	See bit field definitions for reg_	mprj_io_37.				default = 0x0403
	reg_mp	rj_io_6]
0x2600003F	0x2600003E	0	x2600003D	0x260000		address
			0x29	0x2A		SPI register
	efined, reads zero)			oio configuration		value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8	7 6 5 4 3	3 2 1 0	bit
gpio configuration (13 bits) bit fields	See bit field definitions for reg_	mprj_io_37.				default = 0x0403
	reg_mp	orj_io_7				
0x26000043	0x26000042	0	x26000041	0x260000	040	address
			0x2B	0x2C	,	SPI register
(ofined reads zero)			nio configuration		value

(undefined, reads zero)

(undefined, reads zero)

gpio configuration

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3

value

														reg	լ_mբ	orj_ic	0_8															
		0x	(260	0004	! 7					0:	x260	0004	16					0:	x260	0004	1 5					0>	(260	0004	14			address
																		0x	2D							0x	2E				SPI register	
	(undefined, reads zero)																					gr	oio co	onfig	uratio	on					value	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

														reç	_mp	rj_i	_9															
		0>	(260	0004	В					0:	(260	0004	Α					0>	(260	0004	19					0>	(260	0004	18			address
																SPI register																
							(und	efine	d, re	ads	zero)											gp	oio co	onfig	uratio	on					value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

														reg	_mp	rj_io	_10															
		0>	(260	0004	ŀF					0)	(260	0004	E					0:	< 260	0004	łD					0>	(260	0004	łC			address
																		0x	31							0x	32				SPI register	
	(undefined, reads zero)																					gr	oio co	onfig	uratio	on					value	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

														roa	mn	rj_io	- 11															1
														ieg	_,,,,	<u>')_</u> i	<u></u>															1
																0)	x260	0005	50			address										
	0x2000000																	0>	33							0x	34				SPI register	
	(undefined, reads zero)																					gr	oio co	onfig	uratio	on					value	
31															15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit	

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

														reg	_mp	rj_io	_12															
		0)	k260	0005	57					0:	x260	0005	6					0:	(260	0005	55					0)	(260	0005	54			address
																SPI register																
							(und	efine	d, re	ads	zero)											gr	oio co	onfig	uratio	on					value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

 $gpio\ configuration\ (13\ bits)\ bit\ fields: \qquad See\ bit\ field\ definitions\ for\ reg_mprj_io_37.$

default = 0x0403

														reg	_mp	rj_io	_13															
		0>	(260	0005	В					0)	(260	0005	Α					0:	k260	0005	59					0>	<260	0005	58			address
																			0x	37							0x	38				SPI register
							(und	efine	d, re	ads	zero))											gp	oio co	onfig	uratio	on					value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

													reg	_mp	rj_io	_14															
	0	x260	0005	5F					0)	(260	0005	Ε					0:	(260	0005	D					0>	(260	0005	5C			address
																		0x	39							0x	ЗА				SPI register
						(und	efine	d, re	ads	zero))											gp	oio co	onfig	uratio	on					value
31 30	0 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

	reg_mp	rj_io_15		
0x26000063	0x26000062	0x26000061	0x26000060	address

				7
		0x3B	0x3C	SPI register
	efined, reads zero)		oio configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields	: See bit field definitions for reg_	mprj_io_37.		default = 0x0403
	reg_mpi	rj_io_16		
0x26000067	0x26000066	0x26000065	0x26000064	address
		0x3D	0x3E	SPI register
(unde	efined, reads zero)	gi	oio configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields	: See bit field definitions for reg_	mprj_io_37.		default = 0x0403
	reg_mp	rj_io_17		
0x2600006B	0x2600006A	0x26000069	0x26000068	address
		0x3F	0x40	SPI register
(unde	efined, reads zero)	91	pio configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields				default = 0x0403
	reg_mp			
0x2600006F	0x2600006E	0x2600006D	0x2600006C	address
		0x41	0x42	SPI register
(unde	efined, reads zero)	gı	pio configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields	: See bit field definitions for reg_ reg_mpi			default = 0x0403
0x26000073	0x26000072	0x26000071	0x26000070	address
		0x43	0x44	SPI register
(und	efined, reads zero)	gı	oio configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields	: See bit field definitions for reg_			default = 0x0403
0x26000077	0x26000076	0x26000075	0x26000074	address
0.2000011	CALCOUOTO	0x45	0x46	SPI register
(unde	efined, reads zero)		pio configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields	: See bit field definitions for reg_	mprj_io_37.	7 0 3 4 3 2 1 0	default = 0x0403
0.0000	reg_mp	ĺ		٠
0x2600007B	0x2600007A	0x26000079	0x26000078	address
		0x47	0x48	SPI register
(unde	c		nio contiguration	Lyoluo
	efined, reads zero)		pio configuration	value
	efined, reads zero) 23	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8		
	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 mprj_io_37.		bit
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 : See bit field definitions for reg_	15 14 13 12 11 10 9 8 mprj_io_37.		bit

0x49

(undefined, reads zero)

0x4A

gpio configuration
8 7 6 5 4

SPI register

value

														reg	_mp	rj_io	_23															
		0>	(260	3000	33					0:	x260	3000	32					0:	x260	3000	31					0)	x260	3000	30			address
	5/m555555																	0x	4B							0x	4C				SPI register	
	(undefined, reads zero)																				gr	oio co	onfig	uratio	on					value		
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16													16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit	

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

														reg	_mp	rj_io	_24															
		0:	k260	3000	37					0:	x260	3000	86					0:	k260	3000	35					0)	x260	3000	34			address
																			0x	4D							0x	4E				SPI register
							(und	efine	d, re	ads	zero))											gr	oio co	onfig	uratio	on					value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

														reg	_mp	rj_io	_25															
		0х	(260	8000	BB					0)	(260	8000	A					0:	x260	3000	39					0>	(260	3000	38			address
	5.12655655.1																	0x	4F							0x	50				SPI register	
	(undefined, reads zero)																				gr	oio co	onfigu	uratio	on					value		
31	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16													15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

														roa	mn	rj_io	26															1
														ieg.	_,,,,	<u>')_'</u> '																
		0:	(260	3000	3F					0)	(260)	8000	Ε					0	x260	3000	BD					0>	(260	8000	3C			address
																			0>	51							0x	:52				SPI register
							(und	efine	d, re	ads	zero))											gr	oio co	onfig	uratio	on					value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

														reg	_mp	rj_io	_27															
		0)	k260	0009	93					0:	x260	0009	2					0)	(260	0009	91					0)	(260	0009	90			address
																			0x	53							0x	54				SPI register
							(und	efine	d, re	ads	zero)											gr	oio co	onfig	uratio	on					value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

 $gpio\ configuration\ (13\ bits)\ bit\ fields: \qquad See\ bit\ field\ definitions\ for\ reg_mprj_io_37.$

default = 0x0403

													reg	_mp	rj_io	_28															
	0:	k260	0009	97					0:	x260	0009	16					0:	k260	0009	95					0>	<260	0009	94			address
																		0x	55							0x	56				SPI register
						(und	efine	d, re	ads	zero))											gp	oio co	onfig	uratio	on					value
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

													reg	_mp	rj_io	_29															
	0)	x260	0009	В					0)	(260	0009	Α					0:	x260	0009	9					0)	x260	0009	98			address
																		0х	57							0x	58				SPI register
	(undefined, reads zero)																					gr	oio co	onfig	uratio	on					value
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

gpio configuration (13 bits) bit fields: See bit field definitions for reg_mprj_io_37.

default = 0x0403

	reg_mp	rj_io_30		
0x2600009F	0x2600009E	0x2600009D	0x2600009C	address

		0x59	0x5A	SPI register
(und	efined, reads zero)		io configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields	: See bit field definitions for reg_	mprj_io_37.		default = 0x0403
	reg_mp	rj_io_31		
0x260000A3	0x260000A2	0x260000A1	0x260000A0	address
		0x5B	0x5C	SPI register
(und	efined, reads zero)	gp	io configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields	: See bit field definitions for reg_	_mprj_io_37.		default = 0x0403
		rj_io_32		
0x260000A7	0x260000A6	0x260000A5	0x260000A4	address
		0x5D	0x5E	SPI register
	efined, reads zero)		oio configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields				default = 0x0403
		rj_io_33		.
0x260000AB	0x260000AA	0x260000A9	0x260000A8	address
7 . 1	Control of the contro	0x5F	0x60	SPI register
31 30 29 28 27 26 25 24	efined, reads zero) 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	oio configuration	value
gpio configuration (13 bits) bit fields		mprj_io_37. rj_io_34		default = 0x0403
0x260000AF	0x260000AE	0x260000AD	0x260000AC	address
		0x61	0x62	SPI register
(und	efined, reads zero)	gp	oio configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields				default = 0x0403
0x260000B3	0x260000B2	rj_io_35 0x260000B1	0x260000B0	address
3,20000		0x63	0x64	SPI register
(und	efined, reads zero)		io configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields				default = 0x0403
		rj_io_36		.
0x260000B7	0x260000B6	0x260000B5	0x260000B4	address
		0x65	0x66	SPI register
	efined, reads zero)		io configuration	value
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit
gpio configuration (13 bits) bit fields	: See bit field definitions for reg_	mprj_io_37.		default = 0x0403
	reg_mp	rj_io_37		

0x67

(undefined, reads zero)

0x68

gpio configuration
8 7 6 5 4

SPI register

value

bit 0	management enable	1 = management SoC controls GPIO; 0 = user project controls GPIO
bit 1	output disable	1 = digital output driver disabled; 0 = digital output driver enabled (management controlled mode only)
bit 2	hold state value	Value of GPIO when in low-power state.
bit 3	input disable	1 = digital input driver disabled; 1 = digital input driver enabled
bit 4	IB mode select	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bit 5	analog enable	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bit 6	analog select	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bit 7	analog polarity	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bit 8	slow slew	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bit 9	trip point select	See definition in SkyWater documentation for sky130_fd_iotop_gpiov2
bits 10-12	digital mode	See table below for typical settings; see SkyWater documentation for complete list.
000	disabled	Both input and output digital buffers disabled. Use this when connecting an analog signal to the pad
001	input	Digital input only. Output buffer is disabled.
010	input pullup	Input mode with pull-up. User mode only: Output must be enabled and driven to value 1.
011	input pulldown	Input mode with pull-down. User mode only: Output must be enabled and driven to value 0.
110	output	Digital output. User mode only: Output must be enabled (OEB = 0)

The registers <code>reg_mprj_io_0</code> through <code>reg_mprj_io_37</code> are a staging area for the configuration of GPIO pins 0 to 37, respectively. Each GPIO is controlled by a 13 bit vector with values as described above. The values in the staging area are copied to the GPIO pins by use of the register <code>reg_mprj_xfer</code> (see above). The default value of all GPIOs other than 0 to 4 is determined by the values set by the user in the file <code>user_defines.v</code>. The configuration is via-programmed at the GPIO itself. However, the value is not duplicated in the housekeeping registers, which continue to read the default values indicated above until the register is modified. The header file <code>defs.h</code> includes macros for the most common GPIO configuration settings.

													reg_	hks	oi_st	atus	•														
	0:	k261	0000)3					0:	x261	0000	2					0	x261	0000)1					0)	(261	0000	00			address
																										0x	00				SPI register
								(ur	ndefi	ned,	read	s ze	ro)												9	SPI s	tatus	s			value
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

bits 0-7 SPI status This byte is currently unused and undefined (intended for SPI mode control)

default = 0

													r	eg_l	ıksp	i_ch	ip_i	d														
		0:	x261	0000)7					0:	x261	0000)6					0:	x261	0000	5					0)	< 261	0000)4			address
											0x	01							0x	02							0x	03				SPI register
(undefined, reads zero) Manufacturer IE														ID (= 0x4	456)							F	Produ	uct II) = (0x11)		value		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

bits 0-23 Fixed product ID value 0x11 representing Caravel v4 (Sky130). Value is read-only

default = 0x11 default = 0x456

bits 16-23 Fixed manufacturer ID value 0x456 representing Efabless Corporation. Value is read-only

													r	eg_l	ıksp	i_us	er_i	d														
		0х	2610	0000	B					0x	(2610	0000	Α					0:	x261	0000)9					0>	(261	0000	8(address
			0x	04							0x	05							0x	:06							0x	:07				SPI register
														Us	er pr	oject	: ID															value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

bits 0-31 Unique project ID assigned to each user design. Traditionally, bits 16-31 are an ID sub-field for the MPW run.

default = (variable)

The **reg_hkspi_user_id** register allows a user to read back the 32-bit project ID value assigned to the Caravel user project. Each project on a reticle (currently 40 projects per shuttle run) gets a unique identification number that is automatically via-programmed into this register during chip assembly prior to tape-out.

													r	eg_ŀ	ıksp	i_pll	_ena	a														
		0)	k261	0000)F					0)	(261	0000	E					0:	(261	0000	D					0х	261	0000	C			address
																											0x	08				SPI register
												(ur	ndefi	ned,	read	ls ze	ro)													occ	ENA	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

bit 0 ENA DLL/DCO enable (1 = enabled; 0 = disabled)

default = 0

bit 1 DCO DCO mode enable (1 = use DCO mode; 0 = use DLL mode)

The caravel chip has an on-board oscillator that is a programmable-length ring oscillator, or DCO (digitally-controlled oscillator). The oscillator on the Sky130 version of Caravel has a frequency range of about 50MHz to 120MHz (at a low-voltage supply of 1.8V). This register controls the enabled state of the DCO and the DLL (digital locked loop), which is a controller that automatically trims the DCO to lock the frequency to a multiple of the external clock input. The base enable (bit 0) must be set to 1 for either the DCO or the DLL to operate. The DCO enable bit is effectively a DLL disable bit, which lets the DCO run freely with manual trim control through the reg_hkspi_pll_trim register. Registers affecting DCO and DLL operation are reg_hkspi_pll_ena, reg_hkspi_pll_bypass, reg_hkspi_pll_trim, reg_hkspi_pll_source, and reg_hkspi_pll_divider. Please see the register descriptions below for additional information.

													reg	j_hk	spi_	pll_l	bypa	ıss														
		0:	k261	0001	3					0:	x261	0001	2					0	x261	000	11					0>	< 261	0001	10			address
																											0x	09				SPI register
												((und	efine	d, re	ads	zero)													BYP	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

bit 0 BYP DLL bypass (1 = use external clock; 0 = use DLL/DCO clock)

default = 1

The reg_hkspi_pll_bypass register contains one bit which, when set, bypasses the DLL or DCO (see above) and allows the Caravel chip core to be driven by the signal on the external clock pin. When cleared, the Caravel chip core is driven from the DLL/DCO clock. The default value is 1 so that the clock rate on power-up is defined by the external clock.

														reç	j_hk	spi_	irq															
		0>	(261	0001	7					0:	x261	0001	6					0	x261	0001	15					0>	(261	0001	4			address
																											0x	0A				SPI register
												((und	efine	d, re	ads	zero)													IRQ	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

bit 0 IRQ Manual interrupt (1 = interrupt; 0 = no action)

default = 0

The **reg_hkspi_irq** register can be used to apply a manual interrupt to the VexRISC processor. The value of bit 0 is passed directly to the interrupt vector of the processor.

														reg_	hks	pi_r	eset															
		0>	k261	0001	В					0х	(2610	0001	Α					0	x261	0001	19					0)	< 261	0001	18			address
																											0x	0B				SPI register
												((und	efine	d, re	ads	zero)													RST	value
3.	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

bit 0 RST Manual reset (1 = apply reset; 0 = release reset)

default = 0

The **reg_hkspi_reset** register can be used to apply a manual reset to the VexRISC processor. It is equivalent to grounding the RESETB pin on the chip. Note that both the pin and software resets do not affect values in the housekeeping module, which can only be reset by a power cycle to the chip.

													r	eg_h	ıksp	i_pll	_trin	n														
		0>	(261	0001	F					0>	(2610	0001	E					0:	x261	0001	D					0х	(261	0001	С			address
			0x	10							0x	0F							0x	0E							0x	0D				SPI register
(uı	ndefi	ned,	read	s ze	ro)												DLL	_ ma	nual	trim												value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

all bits All 1 values = maximum trim; all 0 values = minimum trim (To-do: table needed)

default = 0x03ffefff

The reg_hkspi_pll_trim value controls the frequency of the DCO when the DCO is not in DLL mode (free-running DCO mode). The trim is undecoded, so each trim bit will turn a section of the ring oscillator on or off, lengthening or shortening the ring oscillator. With 26 trim bits, there are effectively 27 unique settings of the DCO, from minimum trim (value 0x00000000) to maximum trim (value 0x03ffffff). The default state is one less than the maximum trim and is necessary for proper startup of the DLL.

													re	g_hk	spi_	pll_s	sour	се														
		0)	(261	0002	23					0:	x261	0002	2					0:	(261	0002	21					0x	261	0002	20			address
																											0x	11				SPI register
										(uı	ndefi	ned,	reac	ls ze	ro)											ou	t div	2	οι	ıt div	1	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

out div 2

The reg_hkspi_pll_source register defines the values of the two output dividers associated with the DCO/DLL. The primary divider (div 1) divides the DCO/DLL frequency down by the given value to generate the primary (core) clock for the processor. The secondary divider (div 2) divides the DCO/DLL frequency down by the given value to generate the secondary (user) clock, which is passed directly to the user project as an independent clock that is independent of the core clock (wishbone clock). Note that value 0 is effectively divide-by-1 (pass-through), while value 1 disables the divider. The output dividers operate in both DCO and DLL modes.

													re	g_hk	spi_	pll_c	divid	ler														
		0)	k261	0002	27					0:	x261	0002	26					0	x261	0002	25					0)	< 261	0002	24			address
																											0x	12				SPI register
	(undefined, reads zero))												feed	bacl	k div		value	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

bits 4-0 feedback div DLL feedback divider. Values 1-31 = divide by 1 to 31 default = 4

The reg_hkspi_pll_divider register defines the value of the feedback divider for the DLL. This divider value is only relevant when the DLL mode is on (DCO mode off). The DLL will lock to a frequency that is the frequency of the external input clock multiplied by the feedback divider value. The feedback divider value must be set such that the resulting DLL frequency is in the operational range of the DCO (which is 50MHz to 120MHz at 1.8V vccd supply). The value of the resulting clock when running in DLL mode can be computed as the external clock frequency times the feedback divider value, divided by the output divider value (see reg_hkspi_pll_source).

														reg_	pow	er_g	jood	l														
	0x26200003 0x26200002																0	x262	0000)1					0:	x262	0000	00			address	
	5AE5E6665																									0x	1A				SPI register	
											(ur	ndefii	ned,	read	s ze	ro)												pov	wer r	nonit	tors	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

power monitors (4 bits) bit fields:

bit 0	vdda2 power good	1 = vdda2 (user 2 3.3V domain) powered up; 0 = vdda2 powered down	default = N/A
bit 1	vdda1 power good	1 = vdda1 (user 1 3.3V domain) powered up; 0 = vdda1 powered down	default = N/A
bit 2	vccd2 power good	1 = vccd2 (user 2 1.8V domain) powered up; 0 = vccd2 powered down	default = N/A
bit 3	vccd1 power good	1 = vccd1 (user 1 1.8V domain) powered up; 0 = vccd1 powered down	default = N/A

The reg_power_good read-only bits report the status of the power supply to the four independent user area power supplies. Note that these are trivially simple power detectors and will read "1" whenever a supply is high enough to trip a digital buffer input, which is half of the nominal power supply or less.

														reg_	clk_	out_	des	t														
	0x26200007 0x26200006																0	x262	0000)5					0)	x262	20000)4			address	
5.12020001																								0x	1B				SPI register			
											. (unde	efine	d, re	ads	zero)												m	onito	ors	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

monitors bit fields:

1 = Moniitor CPU trap state on GPIO[13] (unavailable on current caravel version) default = 0bit 0 trap monitor bit 1 core clock monitor 1 = Monitor core clock on GPIO[14] default = 0 default = 0 bit 2 user clock monitor 1 = Monitor secondary (user) clock on GPIO[15]

The reg_clk_out_dest monitoring functions allow either or both of the core clock and the user clock to be routed to a GPIO pin for monitoring. Specific GPIO pins (14 and 15) are assigned to these functions.

														reg	_irq_	sou	rce															
	0x2620000F 0x2620000E																0	x262	0000	D					0х	262	0000	C			address	
																									0x	1C				SPI register		
												(ur	ndefi	ned,	read	ls ze	ro)													sou	ırce	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

source bit fields:

bit 0 IRQ 1 source 1 = Enable pin GPIO[7] as IRQ[1] input source default = 0 bit 1 IRQ 2 source 1 = Enable pin GPIO[12] as IRQ[2] input source default = 0

The reg_irq_source register controls the enablement of special-purpose GPIO pins (7 and/or 12) to be used for external interrupts to the processor from an off-chip source.

													r	eg_l	hksp	i_di:	sabl	е														
0x26200013 0x26200012																0	x262	2000	11					0)	(262	0001	10			address		
																											0x	6F				SPI register
												(und	efine	d, re	ads	zero)													DIS	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

bit 0 DIS

Disable the housekeeping SPI. 1 = SPI disabled; 0 = SPI enabled

default = 0

The reg_hkspi_disable register contains a single bit that will disable the special function of the housekeeping SPI. The housekeeping SPI should be disabled whenever GPIO pins 1 to 4 are used for any purpose other than the housekeeping SPI interface. Otherwise, the CSB pin (GPIO 3) can trigger an action on the SPI, which may then attempt to apply an output value to SDO (GPIO 1).

																																_
														reç	jiste	r_na	me															
		0:	x123	4567	'B					0)	(123	4567	Ά					0	x123	4567	79					0)	<123	4567	78			address
0x01																	0x	02							0x	:03				SPI register		
(undefined, reads zero) Register field co														eld co	nter	nts							R	egist	er fie	eld co	onter	nts		value		
	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

bits 0-23 Bit field decription default = 0

Register register_name description

Documentation page written by Tim Edwards, May 12, 2023, and corresponds to the Sky130 version of Caravel v4

CTRL_RESET

| Variable | Variable

Hex Decimal F0000000 4026531840

000000 402653184

Field	Name	Description
[0]	SOC_RST	Write 1 to this register to reset the full SoC (Pulse Reset)
[1]	CPU_RST	Write 1 to this register to reset the CPU(s) of the SoC (Hold Reset)

														CTI	RL_S	CRAT	ТСН															ĺ
	0xF0000007 0xF0000006																C	xF00	00005	5					()xF00	0000	4			address	
														SC	ratch	ı spa	ace															value
3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0000004 4026531844

Use this register as a scratch space to verify that software read/write accesses to the Wishbone/CSR bus are working correctly. The initial reset value of 0x1234578 can be used to verify endianness.

													(CTRL	_BUS	ERI	RORS	3														
0xF000000B 0xF000000A 0xF0000009 0xF0000008																address																
														k	ous e	rrors	ŝ															value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0000008 4026531848

Total number of Wishbone bus errors (timeouts) since start.

																																-
													- 1	DEBL	JG_M	ODE	OUT															
	0xF0000803 0xF0000802																(xF00	0080	1					C	xF00	0800	0			address	
													G	PIO	Outp	out C	ontr	ol														value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0000800 4026533888

GPIO Output(s) Control.

													DEB	UG_C	DEB_	OUT															
	0xF0001003 0xF0001002 0xF0001001 0xF0001000																address														
												G	PIO	Outp	out C	ontr	ol														value
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0001000 4026535936

GPIO Output(s) Control.

																																_
												FLA	SH_	COR	E_MN	IAP_I	DUM	MY_B	ITS													
		C	xF00	00180	3					0	xF00	01802	2					(xF00	0180	1					С	xF00	0180	0			address
																																value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0001800 4026537984

Desciption?

_																																
													FLA	SH_C	ORE	_MAS	STER	_cs														
																address																
																value																
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0001804 4026537988

It acts as an enable for flash if you want to enable the flashing you would write 1 to it that would

																																_
												FLA	SH_	CORE	_MA	STEF	R_PH	CON	IFIG													
		(xF00	0180	В					0	xF00	0180	A					(xF00	0180	9					(xF00	0180	8			address
	MASK																			WII	OTH					LE	ΞN				value	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0001808 4026537992

Field	Name	Description
[7:0]	LEN	SPI Xfer length (in bits).
[11:8]	WIDTH	SPI Xfer width (1/2/4/8).
[23:16]	MASK	SPI DQ output enable mask (set bits to 1 to enable output drivers on DQ lines).

F000180C	4026537996

													FLAS	H_CC	DRE_	MAST	ΓER_	RXTX	(
		(xF00	0180	F					0	xF00	0180E	E					C	xF00	0180	D					0	xF00	0180	С			address
																																value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

	0xF000181	12	FLASH_CORE_MASTER_STATUS 0xF0001812	0xF0001810	address	F0001810	4026538000
	UXFUUU161	13	(undefined, reads zero)	REA REA		F0001810	4020530000
31 30	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0	bit		
Field	Name	Description					
[0]	TX_READY	TX FIFO is not	full.				
[1]	RX_READY	RX FIFO is not	empty.				
			FLASH_PHY_CLK_DIVISOR				
	0xF000200)3	0xF0002002 0xF0002001	0xF0002000	address	F0002000	4026540032
31 30	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0	value bit		
It is the	ratio between	the core cloc	k and flashing clock for example if FLASH_PHY_CLK_DIVISOR is 0 to	the flashing clock would be half the core			
			be 1/4 of the core clock				
			GPIO_MODE1				
	0xF000280)3	0xF0002802 0xF0002801	0xF0002800	address	F0002800	4026542080
31 30		26 25 24	GPIO Tristate(s) Control.	9 8 7 6 5 4 3 2 1 0	value bit		
31 30	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0	Juit		
GPIO T	Tristate(s) Cont	rol.					
			GPIO_MODE0				
	0xF000280)7	0xF0002806 0xF0002805	0xF0002804	address	F0002804	4026542084
31 30) 29 28 27	26 25 24	GPIO Tristate(s) Control.	9 8 7 6 5 4 3 2 1 0	value bit		
31 30	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0	Juit		
GPIO T	Tristate(s) Cont	rol.					
			GPIO_IEN				
	0xF000280)B	0xF000280A 0xF0002809	0xF0002808	address	F0002808	4026542088
			GPIO Tristate(s) Control.		value		
31 30	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0	bit		
GPIO T	Tristate(s) Cont	rol.					
			GPIO_OE				
	0xF000280)F	0xF000280E 0xF000280D	0xF000280C	address	F000280C	4026542092
			GPIO Tristate(s) Control.		value		
31 30	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0	bit		
GPIO T	Tristate(s) Cont	rol.					
			GPIO_IN				
	0xF000281	13	0xF0002812 0xF0002811	0xF0002810	address	F0002810	4026542096
			GPIO Input(s) Status.		value		
31 30	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0	bit		
GPIO I	nput(s) Status.						
			GPIO_OUT		1		
	0xF000281	17	0xF0002816	0xF0002814	address	F0002814	4026542100
			GPIO Ouptut(s) Control.		value		
31 30	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0	bit		
GPIO C	Ouptut(s) Cont	rol.					
			LA IFAIO		1		
	0xF000300)3	LA_IEN3 0xF0003002 0xF0003001	0xF0003000	address	F0003000	4026544128
			LA Input Enable	<u>'</u>	value		
31 30	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0	bit		
Rite 94	-127 of LA_IEN	J I A Input En	able				
DILS 70	, 12 / UI LA_IEN	v. LA IIIPUL EN	IMC .				
					1		
	0xF000300	17	LA_IEN2 0xF0003006 0xF0003005	0.450002004	addrass	E0002004	4026544132
	UXFUUUSUL	,,	0xF0003006 0xF0003005 LA Input Enable	0xF0003004	address value	F0003004	+UZUU44 I3Z
31 30	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0	bit		

Bits 64-95 of LA_IEN.

ı															LA_I	EN1																			
		0	xF000	0300E	3					C)xF00	0300	4					0	xF00	0300	19					()xF00	0300	8			address	F	0003008	4026544136
														LA	Input	Ena	ble															value			
ı	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit			

Bits 32-63 of LA_IEN.

															LA_I	EN0																1		
		(0xF00	0300	F					О	xF00	03001	E					0	xF00	0300	D					0	xF00	0300	С			address	F000300C	4026544140
														LAI	Input	t Ena	ble															value		
Ī	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

Bits 0-31 of LA_IEN.

															LA_	OE3																		
		0	xF00	0301	3						0xF00	0301	2					(0xF00	0301	1					(xF00	0301	0			address	F0003010	4026544144
LA Output													ut En	able															value					
31 31	10	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

Bits 96-127 of LA_OE. LA Output Enable

																LA_	OE2																		
			0:	xF00	0301	7					(0xF00	0301	6					(0xF00	00301	5					(xF00	0301	4			address	F0003014	4026544148
															LAC	Outp	ut Er	nable															value		
3	1 3	0 :	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

Bits 64-95 of LA_OE.

															LA_	OE1]		
		0.	xF00	0301	В					()xF00	0301	4					(xF00	0301	9					()xF00	0301	8			address	F0003018	4026544152
														LAC	Outp	ut Er	able															value		
31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

Bits 32-63 of LA_OE.

[LA_	OE0																		
Ī			(xF00	0301	F					()xF00	0301	E					(xF00	0301	D					C	xF00	0301	С			address	F000301C	4026544156
															LAC	Outp	ut Er	nable															value		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

Bits 0-31 of LA_OE.

	LA_	IN3			
0xF0003023	0xF0003022	0xF0003021	0xF0003020	address F0003020	4026544160
	LA Input(s) Status.		value	
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit	

Bits 96-127 of LA_IN. LA Input(s) Status.

															LA	IN2																		
		0xF0	00302	27						C	0xF00	0302	:6					(0xF00	00302	25						xF00	0302	4			address	F0003024	4026544164
														LAI	nput	(s) St	atus															value		
31 30	29	28	27	26	25	24	2:	3	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

Bits 64-95 of LA_IN.

															LA_	IN1																		
į		0	xF00	03021	В					C)xF00	0302	A					С)xF00	0302	29					С	xF00	0302	8			address	F0003028	4026544168
														LA Ir	nput(s) Sta	atus.															value		
	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

Bits 32-63 of LA_IN.

	LA_	_INO				
0xF000302F	0xF000302E	0xF000302D	0xF000302C	address	F000302C	4026544172
	LA Input	(s) Status.		value		

1 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit		
ts 0-31 of LA_IN.						
		OUTO				
0xF0003033	0xF0003032	OUT3 0xF0003031	0xF0003030	address	F0003030	4026544
		t(s) Control.		value		
30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit		
ts 96-127 of LA_OUT. LA Ouptut((s) Control.					
	LA	OUT2				
0xF0003037	0xF0003036	0xF0003035	0xF0003034	address	F0003034	4026544
30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	t(s) Control.	7 6 5 4 3 2 1 0	value bit		
				_		
ts 64-95 of LA_OUT.						
	LA	OUT1				
0xF000303B	0xF000303A	0xF0003039	0xF0003038	address	F0003038	4026544
30 29 28 27 26 25 24		t(s) Control.	7 6 5 4 3 2 1 0	value bit		
	25 22 21 20 19 10 17 10	15 14 13 12 11 10 9 6	7 6 5 4 5 2 1 0			
ts 32-63 of LA_OUT.						
	1.4	OUT0				
0xF000303F	0xF000303E	0xF000303D	0xF000303C	address	F000303C	4026544
		t(s) Control.		value		
30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit		
	MPR I WR	B_IENA_OUT				
0.4E0003803			0vE0003900	addraga	E0003900	4026546
0xF0003803	0xF0003802	0xF0003801	0xF0003800	address	F0003800	4026546
	0xF0003802	0xF0003801	0xF0003800	value	F0003800	4026546
30 29 28 27 26 25 24	0xF0003802 GPIO Outp	0xF0003801 out(s) Control.		value	F0003800	4026546
30 29 28 27 26 25 24	0xF0003802 GPIO Outp 23 22 21 20 19 18 17 16	0xF0003801 uut(s) Control. 15 14 13 12 11 10 9 8		value	F0003800	4026546
30 29 28 27 26 25 24	0xF0003802 GPIO Outp 23 22 21 20 19 18 17 16	0xF0003801 out(s) Control.		value	F0003800	
30 29 28 27 26 25 24 PIO Output(s) Control.	OxF0003802 GPIO Outp 23 22 21 20 19 18 17 16 QSPI_ENA 0xF0004002	0xF0003801 uut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT	7 6 5 4 3 2 1 0	value bit address value		
30 29 28 27 26 25 24 PIO Output(s) Control.	OxF0003802 GPIO Outp 23 22 21 20 19 18 17 16 QSPI_ENA 0xF0004002	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001	7 6 5 4 3 2 1 0	value bit address value		
30 28 28 27 26 25 24 24 25 24 26 25 24 26 26 26 26 26 26 26 26 26 26 26 26 26 26 24 26 26 26 24 26 26 26 24 26 26 26 24 26	OxF0003802 GPIO Outp 23	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control.	7 6 5 4 3 2 1 0 0xF0004000	value bit address value		
30 28 28 27 26 25 24 24 25 24 26 25 24 26 26 26 26 26 26 26 26 26 26 26 26 26 26 24 26 26 26 24 26 26 26 24 26 26 26 24 26	OxF0003802 GPIO Outp 23	OxF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT OxF0004001 ut(s) Control. 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0 0xF0004000	value bit address value		
30 28 28 27 26 25 24 24 25 24 26 25 24 26 26 26 26 26 26 26 26 26 26 26 26 26 26 24 26 26 26 24 26 26 26 24 26 26 26 24 26	OxF0003802 GPIO Outp 23	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control.	7 6 5 4 3 2 1 0 0xF0004000	value bit address value		4026548
0xF0004003 OxF0004003 OxF0004003	OxF0003802 GPIO Outp 23	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 ut(s) Control.	0xF0004000 7 6 5 4 3 2 1 0 0xF0004000 7 6 5 4 3 2 1 0	address value bit address value bit address value	F0004000	4026548:
30 29 28 27 26 25 24 24 25 25 24 25 24 25 25	OxF0003802 GPIO Outp 23	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 ut(s) Control.	0xF0004000	address value bit address value bit address value	F0004000	4026548
30 29 28 27 26 25 24	OxF0003802 GPIO Outp 23	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 ut(s) Control.	0xF0004000 7 6 5 4 3 2 1 0 0xF0004000 7 6 5 4 3 2 1 0	address value bit address value bit address value	F0004000	4026548
0xF0004003 0xF0004003 0xF0004003 0xF0004003	OxF0003802 GPIO Outp 23	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8	0xF0004000 7 6 5 4 3 2 1 0 0xF0004000 7 6 5 4 3 2 1 0	address value bit address value bit address value	F0004000	4026548
30 29 28 27 26 25 24	OxF0003802 GPIO Outp 23	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8	0xF0004000 7 6 5 4 3 2 1 0 0xF0004000 7 6 5 4 3 2 1 0	address value bit address value bit address value	F0004000	4026548 4026548
0xF0004003 OxF0004003 OxF0004003 OxF0004003 OxF0004003	OxF0003802 GPIO Outp 23	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8	0xF0004000 7 6 5 4 3 2 1 0 0xF0004000 7 6 5 4 3 2 1 0 0xF0004800	address value bit address value bit address value bit address value bit	F0004000	4026548 4026548
0xF0004003 0xF0004003 0xF0004003 0xF0004003 0xF0004003 0xF0004003 0xF0004003 0xF0004003	OxF0003802 GPIO Outp 23	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8	0xF0004000 7 6 5 4 3 2 1 0 0xF0004000 7 6 5 4 3 2 1 0 0xF0004000	address value bit address value bit address value bit address value bit	F0004000	4026548 4026548
0xF0004003	OxF0003802 GPIO Outp 23	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8	0xF0004000 7 6 5 4 3 2 1 0 0xF0004000 7 6 5 4 3 2 1 0 0xF0004800	address value bit address value bit address value bit address value bit	F0004000	4026548 4026548
30 29 28 27 26 25 24	OxF0004002 SPI_ENA OxF0004002	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8	0xF0004000 7 6 5 4 3 2 1 0 0xF0004000 7 6 5 4 3 2 1 0 0xF0004800	address value bit address value bit address value bit address value bit	F0004000	4026548 4026548
0xF0004003 1 30 29 28 27 26 25 24 PIO Output(s) Control. 0xF0004003 1 30 29 28 27 26 25 24 PIO Output(s) Control. 0xF0004803 1 30 29 28 27 26 25 24 PIO Output(s) Control.	OxF0003802 GPIO Outp 23	0xF0003801 ut(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 ut(s) Control. 15 14 13 12 11 10 9 8 ER_CONTROL 0xF0004801 LENGTH 15 14 13 12 11 10 9 8	0xF0004000 7 6 5 4 3 2 1 0 0xF0004000 7 6 5 4 3 2 1 0 0xF0004800	address value bit address value bit address value bit address value bit	F0004000	4026548:
PIO Output(s) Control. 0xF0004003	OxF0003802 GPIO Outp 23	0xF0003801 utt(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 utt(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 utt(s) Control. 15 14 13 12 11 10 9 8 ER_CONTROL 0xF0004801 LENGTH 15 14 13 12 11 10 9 8	0xF0004000 7 6 5 4 3 2 1 0 0xF0004000 7 6 5 4 3 2 1 0 0xF0004800 TA 6 5 4 3 2 1 0	address value bit address value bit address value bit address value bit	F0004000 F0004000	4026548: 4026548: 4026550;
30 29 28 27 26 25 24	OxF0003802 GPIO Outp 23	0xF0003801 utt(s) Control. 15 14 13 12 11 10 9 8 ABLED_OUT 0xF0004001 utt(s) Control. 15 14 13 12 11 10 9 8 BLED_OUT 0xF0004001 utt(s) Control. 15 14 13 12 11 10 9 8 ER_CONTROL 0xF0004801 LENGTH 15 14 13 12 11 10 9 8 ald Reset)	0xF0004000 7 6 5 4 3 2 1 0 0xF0004000 7 6 5 4 3 2 1 0 0xF0004800 TA 7 6 5 4 3 2 1 0	address value bit address value bit address value bit address value bit address R value bit	F0004000	4026548: 4026548: 4026550;

[0]

DONE

SPI Xfer Done (when read as 1).

				PI_MASTER_MOSI						
	0xF000480I	В	0xF000480A	CDI MOCI I I	0xF0004809	0xF	F0004808	address	F0004808	402655028
11 30	29 28 27	26 25 24	23 22 21 20 19 18 17	SPI MOSI data	13 12 11 10 9	7 6 5	4 3 2 1 0	value bit		
30	29 20 21	20 20 24	23 22 21 20 10 10 11	7 10 13 14	13 12 11 10 9	, , , , , ,	4 3 2 1 0	15.0		
PI MOS	SI data (MSB-f	irst serializati	ion).							
			SP	PI_MASTER_MISO				1		
	0xF000480	F	0xF000480E		0xF000480D	0xF	000480C	address	F000480C	40265502
			9	SPI MISO data				value		
1 30	29 28 27	26 25 24	23 22 21 20 19 18 17	7 16 15 14	13 12 11 10 9	3 7 6 5	4 3 2 1 0	bit		
DI MICC	O data (MSB-f	iret de ceriali	ration)							
PI IVII3C	J uata (IVISD-I	ii st de-seriaii.	zation).							
								•		
				SPI_MASTER_CS						
	0xF000481	3	0xF0004812	1OD	0xF0004811	0xF	F0004810 SEL	address	F0004810	40265502
1 30	29 28 27	26 25 24	23 22 21 20 19 18 17		13 12 11 10 9	3 7 6 5	4 3 2 1 0	value bit		
. 00	25 25 27	20 20 24	20 22 21 20 10 10 11	7 10 10 14	10 12 11 10 0	, , , , , ,	, , , , , , ,	1		
PLCSC	hip-Select and	d Mode								
. 11.4	l	D								
eild	Name	Description value	description							
		0b0001	Chip 0 selected for SPI Xfer.							
1	SEL	0b1000	Chip N selected for SPI Xfer.							
		value	description							
6]	MODE	0b0 0b1	Normal operation (CS handle Manual operation (CS handle		conv of colly upoful for Bulk to	onoforo				
oj j	INIODL	001	Maridal Operation (CO Handle	ed by Oser, direct re	copy or ser), aserar for bank in	ansiers.				
								-		
			_	MASTER_LOOPBA						
	0xF000481	7	0xF0004816		0xF0004815	0xF	F0004814	address	F0004814	40265502
31 30	29 28 27	26 25 24	23 22 21 20 19 18 17	7 16 15 14	13 12 11 10 9	7 6 6		value bit		
30	20 20 27	20 23 24	25 22 21 20 10 10 11	7 10 13 14	13 12 11 10 9	, , , , , , , , ,	4 3 2 1 0	l Dit		
PI CS C	hip-Select and	d Mode								
eild	Name	Description	description							
eild	Name	value	description Normal operation							
	Name SEL		description Normal operation. Loopback operation (MOSI to	o MISO).						
		value 0b0	Normal operation.	o MISO).						
		value 0b0	Normal operation. Loopback operation (MOSI to		orn.			ı		
	SEL	value 0b0 0b1	Normal operation. Loopback operation (MOSI to	o MISO). ASTER_CLK_DIVIE		OxF	F0004818	address	F0004818	40265502
		value 0b0 0b1	Normal operation. Loopback operation (MOSI to SPI_M/		DER 0xF0004819	OxF	F0004818	address value	F0004818	40265502
]	SEL	value 0b0 0b1	Normal operation. Loopback operation (MOSI to SPI_M/	ASTER_CLK_DIVIE		0xF		address value bit	F0004818	40265502
1 30	0xF0004811	value 0b0 0b1	Normal operation. Loopback operation (MOSI to SPI_M/MOSI to OxF000481A	ASTER_CLK_DIVIE	0xF0004819			value	F0004818	40265502
1 30	0xF0004811	value 0b0 0b1	Normal operation. Loopback operation (MOSI to SPI_M/MOSI to OxF000481A	ASTER_CLK_DIVIE	0xF0004819			value	F0004818	40265502
31 30	0xF0004811	value 0b0 0b1	Normal operation. Loopback operation (MOSI to SPI_M/MOSI to OxF000481A	ASTER_CLK_DIVIE	0xF0004819			value	F0004818	40265502
9] 91 30 PI CIk E	0xF0004811 29 28 27 Divider.	value	Normal operation.	ASTER_CLK_DIVIE SPI CIk Divider. 7 16 15 14	0xF0004819			value	F0004818	40265502
of the Time	0xF0004811 20 28 27 Divider. er is implemer	value	Normal operation. Loopback operation (MOSI to SPI_M/MOSI to OxF000481A	ASTER_CLK_DIVIE SPI CIk Divider. 7 16 15 14	0xF0004819			value	F0004818	40265502
1 30 PI CIk E	0xF0004811 29 28 27 Divider. er is implemer Returns curre tt: Loads itself i	value 0b0 0b1 B 26 25 24 Anted as a count countdown and stops whe	Normal operation. Loopback operation (MOSI to SPI_M/OXF000481A SQUARE	ASTER_CLK_DIVIE SPI CIk Divider. 7 16 15 14	0xF0004819			value	F0004818	40265502
1 30 PI CIk E	0xF0004811 29 28 27 Divider. er is implemer Returns currer	value 0b0 0b1 B 26 25 24 Anted as a count countdown and stops whe	Normal operation. Loopback operation (MOSI to SPI_M/OXF000481A SQUARE	ASTER_CLK_DIVIE SPI CIk Divider. 7 16 15 14	0xF0004819			value	F0004818	40265502
PI CIk C	0xF0004811 29 28 27 Divider. er is implemer Returns curre tt: Loads itself i	value 0b0 0b1 B 26 25 24 Anted as a count countdown and stops whe	Normal operation. Loopback operation (MOSI to SPI_M/OXF000481A SQUARE	ASTER_CLK_DIVIE SPI CIk Divider. 7 16 15 14	0xF0004819			value	F0004818	40265502
PI CIk C	0xF0004811 29 28 27 Divider. er is implemer Returns currer t: Loads itself . (Re-)Loads its	value 0b0 0b1 B 26 25 24 Atted as a coun nt countdown and stops whe ielf when value	Normal operation. Loopback operation (MOSI to SPI_M/M	ASTER_CLK_DIVIE SPI CIk Divider. 7 16 15 14	0xF0004819 13 12 11 10 9	3 7 6 5	4 3 2 1 0	value		
1 30 PI CIk E	0xF0004811 29 28 27 Divider. er is implemer Returns curre tt: Loads itself i	value 0b0 0b1 B 26 25 24 Atted as a coun nt countdown and stops whe ielf when value	Normal operation. Loopback operation (MOSI to SPI_M/MOSI to SPI_M/MOSI to SPI_M/MOSI to SPI_MOSI to S	ASTER_CLK_DIVIE SPI CIK Divider. 7	0xF0004819	3 7 6 5		value bit	F0004818	
1 30 In the Time Shot in the S	OxF0004811 29 28 27 Divider. er is implemer Returns currer t: Loads itself (Re-)Loads its	value 0b0 0b1 B 28 25 24 atted as a count down and stops wheelf when value	Normal operation. Loopback operation (MOSI to SPI_M/OxF000481A SI_23	ASTER_CLK_DIVIE SPI CIk Divider. 7	0xF0004819 13 12 11 10 9 0xF0005001	3 7 6 5	4 3 2 1 0	value bit address value		
1 30 In the Time Shot in the S	0xF0004811 29 28 27 Divider. er is implemer Returns currer t: Loads itself . (Re-)Loads its	value 0b0 0b1 B 26 25 24 Atted as a coun nt countdown and stops whe ielf when value	Normal operation. Loopback operation (MOSI to SPI_M/OxF000481A SI_23	ASTER_CLK_DIVIE SPI CIK Divider. 7	0xF0004819 13 12 11 10 9	3 7 6 5	4 3 2 1 0	value bit		
1 30 PI CIk E Time Time Shot in e-Shot in:	OxF0004811 29 28 27 Divider. er is implemer Returns currer to Loads itself: (Re-)Loads its OxF000500	value 0b0 0b1 B 26 25 24 Attended as a count count down and stops wheelf when value 3	Normal operation. Loopback operation (MOSI to SPI_M/MOSI to SPI_MOSI to SPI_M	ASTER_CLK_DIVIE SPI CIk Divider. 7 16 15 14 In various modes TIMERO_LOAD imer Load value 7 16 15 14	0xF0004819 13 12 11 10 9 0xF0005001	0xF	4 3 2 1 0 	value bit address value		
he Time Inne-Shotic:	OxF0004811 29 28 27 Divider. er is implemer Returns currer to Loads itself: (Re-)Loads its OxF000500	value 0b0 0b1 B 26 25 24 Attended as a count count down and stops wheelf when value 3	Normal operation. Loopback operation (MOSI to SPI_M/OxF000481A SI_23	ASTER_CLK_DIVIE SPI CIk Divider. 7 16 15 14 In various modes TIMERO_LOAD imer Load value 7 16 15 14	0xF0004819 13 12 11 10 9 0xF0005001	0xF	4 3 2 1 0 	value bit address value		
PI Clk E the Time for inner-Shot in 1 30	OxF0004811 29 28 27 Divider. er is implemer Returns currer to Loads itself: (Re-)Loads its OxF000500	value 0b0 0b1 B 26 25 24 Attended as a count count down and stops wheelf when value 3	Normal operation. Loopback operation (MOSI to SPI_M/MOSF000481A SQUARE STATE	ASTER_CLK_DIVIE SPI CIK Divider. 7	0xF0004819 13 12 11 10 9 0xF0005001	0xF	4 3 2 1 0 	value bit address value		
he Time Inne-Shotic:	OxF0004811 29 28 27 Divider. er is implemer Returns currer t: Loads itself: (Re-)Loads its	value 0b0 0b1 B 26 25 24 Inted as a count countdown and stops wheelf when value 3 26 25 24 r is (re-)enable	Normal operation. Loopback operation (MOSI to SPI_M/OXF000481A SPI_M/OXF000481A 23 22 21 20 19 18 11 ttdown timer that can be used it value to software en value reaches 0 OXF0005002 Ti 23 22 21 20 19 18 17	ASTER_CLK_DIVIE SPI CIk Divider. 7 16 15 14 In various modes TIMERO_LOAD imer Load value 7 16 15 14	0xF0004819 13 12 11 10 9 1 0xF0005001 13 12 11 10 9 7	0xF	4 3 2 1 0 60005000 4 3 2 1 0 ock cycles.	value bit address value bit	F0005000	40265523
PI Clk E the Time for inner-Shot in 1 30	OxF0004811 29 28 27 Divider. er is implemer Returns currer to Loads itself: (Re-)Loads its OxF000500	value 0b0 0b1 B 26 25 24 Inted as a count countdown and stops wheelf when value 3 26 25 24 r is (re-)enable	Normal operation. Loopback operation (MOSI to SPI_M/ Normal operation) SPI_M/ Normal operation (MOSI to SPI_M/ Normal operation) SPI_M/ Normal operation (MOSI to SPI_M/ Normal operation) 23	ASTER_CLK_DIVIE SPI CIK Divider. 7	0xF0004819 13 12 11 10 9 0xF0005001 13 12 11 10 9 register specifies the Tin	0xF	4 3 2 1 0 	value bit address value		

															7	IME	R0_E	N																	
Ī			(xF00	05001	3					(0xF00	0500	A					(0xF00	00500	9					(0xF00	0500	8			address	F0005008	4026552328
															Tim	er Er	nable	flag															value		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

Reload value when Timer reaches 0. In Periodic mode, the value written to this register specify the Timer's period in clock cycles.

Enable flag of the Timer. Set this flag to 1 to enable/start the Timer. Set to 0 to disable the Timer.

												TII	MER0	_UP[DATE.	_VALI	UE																
	(0xF00	0500	F					C)xF00	05001	E					C	xF00	0500	D					С	xF00	0500	С			address	F000500C	4026552332
												7	Γime	r Upo	date	Value	е														value		
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

 $Update\ trigger\ for\ the\ current\ countdown\ value.\ A\ write\ to\ this\ register\ latches\ the\ current\ countdown\ value\ to\ value\ register.$

												TIN	IER0	VALI	JE																	
	0xF00	005013	3					()xF00	05012	2					0	xF00	0501	1					(xF00	0501	0			address	F0005010	4026552336
												Ti	mer	Valu	е															value		
Ī	31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

Latched countdown value. This value is updated by writing to update_value.

-													TIME	R0_E	V_ST	ATUS	3																	
		0xF00	00501	7					(0xF00	0501	6					(xF00	0501	5					(xF00	0501	4			address	F	0005014	4026552340
																														ZER(value			
Ī	31 30	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit			

This register contains the current raw level of the zero event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	ZERO	Level of the zero event

												T	IMEF	0_E\	/_PEI	NDIN	G																
		0xF0	00501	В					0)xF00	0501	4					(xF00	0501	9					C	xF00	0501	3			address	F0005018	4026552344
																														ZER(value		
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

When a zero event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	ZERO	1 if a zero event occurred. This Event is triggered on a falling edge.

Ī															TIME	R0_E	V_EN	IABLE]		
			C)xF00	0501	F					(xF00	05011	E					C	xF00	0501	D					C	xF00	0501	С			address	F000501C	4026552348
																																'ERC	value		
İ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

 $This \ register \ enables \ the \ corresponding \ zero \ events. \ Write \ a \ 0 \ to \ this \ register \ to \ disable \ individual \ events.$

Field	Name	Description
[0]	ZERO	Write a 1 to enable the zero Event

																																_				
														U	ART_	RXT	<																			
		0x	F000	580	3						0xF0	0580	2					0	xF00	0580 ⁻	1					(xF00	0580	0			ad	Idress	FOC	05800	4026554368
																																va	lue			
31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit				

It has the data for uart tx and rx, when reading from it it returns the value from RX and when writing to it writes to the TX?

																																_			
														UA	ART_	TXFU	LL																		
		(0xF00	05807	7					0)xF00	0580	6					C	xF00	0580	15					С	xF00	0580	4			address	F00058	04	4026554372
																																value			
ſ	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit			

TX FIFO Full.

																														_			
												UAI	RT_R	XEM	PTY																		
	0xF00	0580E	3					0	xF00	0580	4					C	xF00	0580	19					(xF00	0580	8			address	Γ	F0005808	4026554376
																														value			
31 30 21	9 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit			

RX FIFO Empty.

													UAR	T_EV	_STA	TUS																	
	(0xF00	0580	F					0	xF00	0580E	E					C	0xF00	0580	D					C	xF00	0580	С			address	F000580C	4026554380
											(undef	ined,	reads	zero)													RX	TX	value		
30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

This register contains the current raw level of the rx event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	TX	Level of the tx event
[1]	RX	Level of the rx event

														UAR	Γ_EV	_PEN	DING	;														
	0xF0005813 0xF0005812 0xF0005811 0xF0005810 add															address																
															value																	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

 $When a \ rx \ event \ occurs, the \ corresponding \ bit \ will \ be \ set \ in \ this \ register. \ To \ clear \ the \ Event, set \ the \ corresponding \ bit \ in \ this \ register.$

Field	Name	Description
[0]	TX	1 if a tx event occurred. This Event is triggered on a falling edge.
[1]	RX	1 if a rx event occurred. This Event is triggered on a falling edge.

														UAR	T_EV	_EN/	ABLE																	
		(0xF00	0581	7					C)xF00	05816	ĵ					(xF00	0581	5					(xF00	0581	4			address	F0005814	4026554388
												(unde	ined,	reads	zero)													RX	TX	value		
:	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

F0005810 4026554384

 $This \ register \ enables \ the \ corresponding \ rx \ events. \ Write \ a \ 0 \ to \ this \ register \ to \ disable \ individual \ events.$

Field	Name	Description
[0]	TX	Write a 1 to enable the tx Event
[1]	RX	Write a 1 to enable the rx Event

		UART_T	XEMPTY		
Ī	0xF000581B	0xF000581A	0xF0005819	0xF0005818	address F0005818 4026554392
					value
Ī	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	bit

TX FIFO Empty.

														UA	ART_I	RXFU	LL																	
		(0xF00	0581	F					(0xF00	0581	E					0	xF00	0581	D					C	xF00	0581	С			address	F000581C	4026554396
																																value		
Ī	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

 $\mathsf{RX}\,\mathsf{FIFO}\,\mathsf{Full}.$

													L	JART _.	_ENA	BLED)_OU	Т																
															address	F0006000	4026556416																	
	GPIO Output(s) Control.														value																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

GPIO Output(s) Control.

														US	ER_IF	RQ_0	_IN																	
		С	xF00	0680	3					0	xF00	0680	2					C	xF00	0680	1					C	xF00	0680)			address	F0006800	4026558464
																value																		
3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

GPIO Input(s) Status.

													USEF	_IRQ	_0_N	10DE																	
	()xF00	0680	7					(0xF00	0680	6					C	xF00	0680)5					()xF00	0680	4			address	F0006804	4026558468
													GPI	O IR	QM	ode															value		
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

GPIO IRQ Mode: 0: Edge, 1: Change.

													USE	R_IRC	Q_0_E	DGE]			
	0.	xF00	06801	В					(0xF00	0680	Α					C)xF00	0680	9					()xF00	0680	8			address	F	0006808	4026558472
													GP	IO IF	Q Ec	lge															value			
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit			

GPIO IRQ Edge (when in Edge mode): 0: Rising Edge, 1: Falling Edge.

												US	ER_II	RQ_0	_EV_	STAT	US																
	()xF00	0680	=					C)xF00	0680	E					0	xF00	06801	D					0	xF00	0680	С			address	F000680C	4026558476
												(und	lefine	ed, rea	ads ze	ero)														10	value		
1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

 $This \ register \ contains \ the \ current \ raw \ level \ of \ the \ iO \ event \ trigger. \ Writes \ to \ this \ register \ have \ no \ effect.$

Field	Name	Description
[0]	10	Level of the i0 event

													USE	R_IR	Q_0_	EV_F	PEND	ING																
-		()xF00	0681	3					(0xF00	06812	2					0	xF00	0681	1					0	xF00	0681	0			address	F0006810	4026558480
	(undefined, reads zero) 10 valu														value																			
	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

When a iO event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	10	1 if a i0 event occurred. This Event is triggered on a falling edge.

-													USI	ER_II	RQ_0	_EV_	ENA	BLE]		
ı			0xF00	0681	7					(0xF00	0681	6					(0xF00	0068	15					(xF00	0681	4			address	F0006814	4026558484
ĺ													(und	define	ed, re	ads z	ero)														10	value		
Ī	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

 $This \ register \ enables \ the \ corresponding \ iO \ events. \ Write \ a \ O \ to \ this \ register \ to \ disable \ individual \ events.$

Field	Name	Description
[0]	10	Write a 1 to enable the i0 Event

													USI	ER_IF	RQ_1	_IN																	
	0xF0007003 0xF0007002 0xF0007001 0xF0007000 GPIO Input(s) Status.															address	F0007000	4026560512															
												G	PIO	Inpu	t(s) S	tatu	s.														value		
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

GPIO Input(s) Status.

													USEF	R_IRC	<u>_1_</u> N	1ODE															1		
		0xF00	00700	7					()xF00	0700	3					(xF00	0700	5					C	xF00	0700	4			address	F0007004	4026560516
		0xF0007007 0xF0007006 0xF0007005 0xF0007004 GPIO IRQ Mode																value															
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

GPIO IRQ Mode: 0: Edge, 1: Change.

														USEF	R_IRC	2_1_6	DGE																	
Ī		0xF000700B 0xF000700A 0xF0007009 0xF0007008 GPIO IRQ Edge																address	F0007008	4026560520														
														GP	IO IF	Q E	dge															value		
	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

GPIO IRQ Edge (when in Edge mode): 0: Rising Edge, 1: Falling Edge.

												US	ER_I	RQ_1	_EV_	STAT	US																
	0xF000700F 0xF000700E 0xF000700D 0xF000700C																address	F000700C	4026560524														
												(un	define	ed, rea	ads z	ero)														10	value		
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

This register contains the current raw level of the iO event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	10	Level of the i0 event

													USE	R_IR	Q_1_	EV_F	PEND	ING]		
		0xF0007013 0xF0007012 0xF0007011 0xF0007010																address	F0007010	4026560528														
													(un	define	ed, re	ads z	ero)														10	value		
Ī	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

When a iO event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	10	1 if a i0 event occurred. This Event is triggered on a falling edge.

USER_	IRQ_1	_EV_	ENABLE

0xF0007017 0xF0007016 0xF0007015 0xF0007014	address F0	0007014 4	1026560532
(undefined, reads zero)	value	-	102000002
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	bit		
This register enables the corresponding i0 events. Write a 0 to this register to disable individual events.			
Field Name Description [0] IO Write a 1 to enable the i0 Event			
[U] 10 WHITE A T TO GRADUE THE TO EVERT			
USER_IRQ_2_IN			
0xF0007803 0xF0007802 0xF0007801 0xF0007800 GPIO Input(s) Status. Status.	address F0 value	0007800 4	1026562560
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	bit		
GPIO Input(s) Status.			
	_		
USER_IRQ_2_MODE 0xF0007807 0xF0007806 0xF0007805 0xF0007804	address F0	0007804 4	1026562564
GPIO IRQ Mode	value bit		
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	Dit		
GPIO IRQ Mode: 0: Edge, 1: Change.			
USER_IRQ_2_EDGE	1		
0xF000780B 0xF000780A 0xF0007809 0xF0007808		0007808 4	1026562568
GPIO IRQ Edge 31 30 29 28 27 28 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	value bit		
GPIO IRQ Edge (when in Edge mode): 0: Rising Edge, 1: Falling Edge.			
USER_IRQ_2_EV_STATUS			
0xF000780F 0xF000780E 0xF000780D 0xF000780C (undefined, reads zero) IC		00780C 4	1026562572
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	bit		
This register contains the current raw level of the iO event trigger. Writes to this register have no effect.			
Field Name Description			
[0] 10 Level of the i0 event			
USER_IRQ_2_EV_PENDING			
0xF0007813 0xF0007812 0xF0007811 0xF0007810 (undefined, reads zero) IC		0007810 4	1026562576
31 30 29 28 27 28 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
When a i0 event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.			
When a i0 event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register. Field Name Description			
Field Name Description [0] 10 1 if a i0 event occurred. This Event is triggered on a falling edge.	1		
Field Name Description [0] 10 1 if a i0 event occurred. This Event is triggered on a falling edge. USER_IRQ_2_EV_ENABLE 0xF0007817 0xF0007816 0xF0007815 0xF0007814		0007814 4	1026562580
Field Name Description [0] 10 1 if a i0 event occurred. This Event is triggered on a falling edge. USER_IRQ_2_EV_ENABLE		1007814 4	1026562580
Field Name Description [0] 10 1 if a i0 event occurred. This Event is triggered on a falling edge. USER_IRQ_2_EV_ENABLE 0xF0007817 0xF0007816 0xF0007815 0xF0007814 (undefined, reads zero) I0 31 30 29 28 27 28 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	value)007814 4	1026562580
Field Name Description [0] 10 1 if a i0 event occurred. This Event is triggered on a falling edge. USER_IRQ_2_EV_ENABLE 0xF0007817 0xF0007816 0xF0007815 0xF0007814 (undefined, reads zero) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 This register enables the corresponding i0 events. Write a 0 to this register to disable individual events.	value)007814 4	1026562580
Field Name Description [0] 10 1 if a i0 event occurred. This Event is triggered on a falling edge. USER_IRQ_2_EV_ENABLE 0xF0007817 0xF0007816 0xF0007815 0xF0007814 (undefined, reads zero) I0 31 30 29 28 27 28 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	value)007814 4	1026562580
Field Name Description	value)007814 - 4	1026562580
Field Name Description	value bit		1026562580 1026564608
Second Field Name Description	value bit address F0 value		
Field Name Description [0] 10 1 if a i0 event occurred. This Event is triggered on a falling edge. USER_IRQ_2_EV_ENABLE OxF0007817	value bit address F0		
Second Field Name Description	value bit address F0 value		
Field Name	value bit address F0 value		
Field Name Description [0] 10	value bit address F0 value bit address F0	0008000 4	
Field Name Description [0] 10	value bit address F0 value bit address F0 value value	0008000 4	1026564608

GPIO IRQ Mode: 0: Edge, 1: Change.

													USEF	R_IRC)_3_E	DGE																	
	0xF000800B 0xF000800A 0xF0008009 0xF0008008															address	F0008008	4026564616															
													GP	IO IR	Q E	lge															value		
1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

GPIO IRQ Edge (when in Edge mode): 0: Rising Edge, 1: Falling Edge.

												US	ER_I	RQ_3	_EV_	STAT	rus																
	0xF000800F 0xF000800E 0xF000800D 0xF000800C																	address	F000800C	4026564620													
												(un	define	ed, re	ads z	ero)														10	value		
31 30	20	28	27	26	25	24	23	22	21	20	10	18	17	16	15	14	13	12	11	10	a	8	7	6	5	4	3	2	1	0	bit		

 $This \ register \ contains \ the \ current \ raw \ level \ of \ the \ iO \ event \ trigger. \ Writes \ to \ this \ register \ have \ no \ effect.$

Field	Name	Description
[0]	10	Level of the i0 event

												USE	R_IR	Q_3_	EV_F	PEND	ING																
		0xF00	0801	3					(0xF00	08012	2					(0xF00	0801	11					C	xF00	0801	0			address	F0008010	4026564624
												(unc	define	d, rea	ads ze	ero)														10	value		
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

When a iO event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	10	1 if a i0 event occurred. This Event is triggered on a falling edge.

												US	ER_II	RQ_3	_EV_	ENA	BLE																
	(xF000	08017	7					(0xF00	0801	6					(0xF00	0801	5					()xF00	0801	4			address	F0008014	4026564628
												(un	define	ed, re	ads z	ero)														10	value		
31 30	20	28	27	26	25	24	23	22	21	20	10	18	17	16	15	14	13	12	11	10	٥	8	7	6	5	4	3	2	1	0	bit		

This register enables the corresponding iO events. Write a O to this register to disable individual events.

Field	Name	Description
[0]	10	Write a 1 to enable the i0 Event

														US	ER_II	RQ_4	_IN																	
		0	xF00	0880	3						0xF00	0880	2					(xF00	0880)1					C	xF00	0880	0			address	F0008800	4026566656
													G	PIO	Inpu	t(s) \$	Statu	s.														value		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

GPIO Input(s) Status.

															USEF	R_IRC	_4_N	10DE																	
			0xF	-000	8807	7					0:	xF00	0880	6					(xF00	0880	5					C)xF00	0880	4			address	F0008804	4026566660
															GP	O IR	QM	ode															value		
:	1 30	29	9 2	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

GPIO IRQ Mode: 0: Edge, 1: Change.

													- 1	JSEF	R_IRC	_4_E	DGE																	
			0xF0	08800	В					C	xF00	0880	A					C	xF00	0880	09					C	xF00	0880	8			address	F0008808	4026566664
														GP	IO IR	Q Ec	lge															value		
Ī	31 3	0 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

GPIO IRQ Edge (when in Edge mode): 0: Rising Edge, 1: Falling Edge.

												US	ER_II	RQ_4	_EV_	STAT	US																
	C)xF00	0880	F					(0xF00	0880	E					0	xF00	0880	0D					0	xF00	0880	2			address	F000880C	4026566668
												(und	define	ed, rea	ads ze	ero)														10	value		
30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit		

This register contains the current raw level of the iO event trigger. Writes to this register have no effect.

Field	Name	Description
[0]	10	Level of the i0 event

													USE	R_IR	Q_4_	EV_I	PEND	ING														
		C)xF00	0881	3					C)xF00	0881	2					()xF00	0881	1					C	xF00	0881	0			address
													(un	define	d, re	ads z	ero)														10	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0008810 4026566672

When a iO event occurs, the corresponding bit will be set in this register. To clear the Event, set the corresponding bit in this register.

Field	Name	Description
[0]	10	1 if a i0 event occurred. This Event is triggered on a falling edge.

													US	ER_IF	RQ_4	_EV_	ENA	BLE														
		C	xF00	0881	7					C	xF00	0881	3					(xF00	0881	5					C	xF00	08814	1			address
													(un	define	d, re	ads z	ero)														10	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0008814 4026566676

This register enables the corresponding iO events. Write a O to this register to disable individual events.

Field	Name	Description
[0]	10	Write a 1 to enable the i0 Event

														US	ER_IF	RQ_5	_IN															İ
		C	xF00	0900	3					0	xF00	09002	2					C	xF00	0900	1					C	xF00	0900	0			address
													G	PIO	Inpu	t(s) S	Statu	s.														value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0009000 4026568704

GPIO Input(s) Status.

													ı	USEF	_IRQ	_5_N	ИODE															
		0	xF00	0900	7					0	xF00	09006	3					C	xF00	0900	5					0	xF00	09004	4			address
														GPI	O IR	QM	ode															value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0009004 4026568708

GPIO IRQ Mode: 0: Edge, 1: Change.

_																																
														USEF	R_IRC	_5_E	DGE															
		(0xF00	09001	В					0	xF00	0900	٩.					(xF00	0900	9					C	xF00	0900	8			address
														GP	IO IR	Q E	dge															value
	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0009008 4026568712

 ${\sf GPIO\,IRQ\,Edge}\ ({\sf when\,in\,Edge\,mode}) \hbox{:}\ 0\hbox{:}\ {\sf Rising\,Edge},\ 1\hbox{:}\ {\sf Falling\,Edge}.$

																																_
													US	ER_I	RQ_5	_EV	_STAT	TUS														
		(xF00	0900	F					0	xF00	09001	E					(xF00	0900[)					C	xF00	0900	С			address
													(un	define	ed, re	ads z	ero)														10	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F000900C 4026568716

 $This \, register \, contains \, the \, current \, raw \, level \, of \, the \, i0 \, event \, trigger. \, Writes \, to \, this \, register \, have \, no \, effect.$

Field	Name	Description
[0]	10	Level of the i0 event

													USE	R_IF	Q_5_	EV_F	PEND	ING														
		()xF00	0901	3					(xF00	09012	2					()xF00	0901	1					C	xF00	0901	0			address
													(un	define	d, re	ads z	ero)														10	value
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit

F0009010 4026568720

 $When \ a \ i0 \ event \ occurs, the \ corresponding \ bit \ will \ be \ set \ in \ this \ register. \ To \ clear \ the \ Event, set \ the \ corresponding \ bit \ in \ this \ register.$

Field	Name	Description
[0]	10	1 if a i0 event occurred. This Event is triggered on a falling edge.

																													_			
													US	ER_IF	RQ_5	_EV_	ENA	BLE														
			0xF00	0901	7					(0xF00	0901	6					(xF00	0901	5			C	xF00	0901	4		address	F00	9014	4026568724
													(un	define	ed, re	ads z	ero)											10	value			
Π	24 20	20	20	27	20	25	24	22	22	24	20	40	10	47	16	15	44	12	42	44	10	١.,	7	-		2	_	_	hit			

 $This \ register \ enables \ the \ corresponding \ iO \ events. \ Write \ a \ O \ to \ this \ register \ to \ disable \ individual \ events.$

Field	Name	Description
[0]	10	Write a 1 to enable the i0 Event

			Carav	el Address Space Over	view	
			_			
Starting Address	Ending Address	Length	Acronym	Register Region / Memory Name	Description	
0x00000000	0x000003ff	0x00000400	dff2	D Flip Flop Memory	1kx8b or 512x16b or 256X32b	
0x00000400	0x000005ff	0x00000200	dff2	D Flip Flop Memory 2	512x8b or 256x16b 128X32b	
0x10000000	0x10ffffff	0x01000000	flash	External Flash Memory Interface	16M Maximum	
0x30000000	0x3fffffff	0x10000000	mprj	User Project Register Space	Wishbone interface to user project area	
0x26000000	0x262fffff	0x00300000	hk	HouseKeeping Register Space		
0xf000000	0xf0010ffff	0x00010000	csr	SoC Control Register Space		