
Summer 2019 ECE 466/568

Assignment 1 Due June 5, 13:59

Important: Late submissions will NOT be accepted. Please submit a <a href="https://narcepy.com/hardcopy.com

1. [10 points] Consider the <u>SystemC code</u> and the <u>input waveforms</u> of clk, x1, and x2 shown below. Draw and briefly <u>explain</u> the corresponding <u>output waveforms</u> of y1, y2, and y3.




```
SC MODULE (example) {
        sc_in <sc_logic> x1, x2;
        sc_out <sc_logic> y1, y2, y3;
        sc in clk clock;
        sc signal <sc logic> s;
                                                 // signal "s"
        void example process1() {
                                                 // variable "v"
          sc logic v;
                                                 // ~ means NOT
          v = \sim s.read();
                                                 // ^ means XOR
          y1.write(x1.read() ^ v);
        void example process2() {
                                                 // variable "u"
          sc logic u;
          u = \sim x2.read();
                                                 // ~ means NOT
          y2.write(s.read() & u);
                                                 // & means AND
        void example_process3() {
          while(1) {
             s.write(x1.read() ^ x2.read()); // ^ means XOR
                                                // ~ means NOT
             y3.write(~s.read());
             wait();
          }
        }
```

2. [20 points] Consider the <u>digital filter</u> shown below, where z^{-1} means a delay of 1 clock cycle. In addition to the **clock** and **reset** inputs, the filter has one float-type input x and one float-type output y. Assume that the (multiplication) coefficients have the constant values $a_1 = 0.5$ and $a_2 = 0.25$, with $a_0 = -1$.

First, create individual <u>SystemC modules</u> for the <u>float-type adder</u>, <u>multiplier</u>, and clocked <u>z⁻¹ register</u> with reset. Then, create instances of these modules as needed and connect them together to obtain a top-level <u>structural description</u> of our filter. Next, introduce a clocked <u>stimulus generator</u> and a clocked <u>result monitor</u>: your testbench must start with a reset, then send a 1-cycle unit pulse to <u>x</u> and observe the pulse response on <u>y</u>. Finally, write <u>sc_main()</u> with <u>waveform tracing</u> of **reset**, **clock**, <u>x</u>, and <u>y</u> over <u>20 data samples</u>. Your code submission must be self-contained, i.e., ready to be compiled/executed on the lab workstations.

Submit an <u>electronic copy</u> of your solution via the ECE 466 **CourseSpaces** webpage (following the submission guidelines posted on the course website), and also submit a <u>hardcopy</u> in the ECE 466 **drop-box**.



3. [10 points] Given the same digital filter from the previous question, your task is to create its <u>behavioral description</u> using a <u>single</u> **SC_MODULE** with <u>two processes</u>: **SC_METHOD** (sensitive to **x** and the outputs of \mathbf{z}^{-1} registers as needed, producing **y** and the inputs for \mathbf{z}^{-1} registers as needed) and **SC_CTHREAD** (updating the outputs of \mathbf{z}^{-1} registers at positive clock edges). This coding approach is similar to the way we describe Mealy-type FSMs (in our filter, **y** is directly affected by **x**). Submit both an <u>electronic copy</u> (**CourseSpaces**) and a <u>hardcopy</u> (**drop-box**) of your complete solution, with the same stimulus generator, result monitor, and $\mathbf{sc_main}()$ as in **Question 2**.