
Ray-Quadric Intersection Solver

Matthew Whiteside


70% Finished Ray-Quadric Intersection Solver

Matthew Whiteside

Background



Quadric Surfaces



http://users.wowway.com/~phkahler/quadrics.pdf

Defining the following set of 3-element vectors:

Q1 = (a, b, c) Q2 = (d, e, f)Q3 = (g, h, j)

$$\begin{split} &V1 = (\ x_1{}^2\ ,\ y_1{}^2\ ,\ z_1{}^2\)\\ &V2 = 2(\ x_1y_1\ ,\ y_1z_1\ ,\ x_1z_1\)\\ &V3 = 2(\ x_0x_1\ ,\ y_0y_1\ ,\ z_0z_1\)\\ &V4 = 2(\ x_1y_0 + x_0y_1\ ,\ y_0z_1 + y_1z_0\ ,\ x_0z_1 + x_1z_0\)\\ &V5 = 2(\ x_1\ ,\ y_1\ ,\ z_1) = 2P_1\\ &V6 = (\ x_0{}^2\ ,\ y_0{}^2\ ,\ z_0{}^2\)\\ &V7 = 2(\ x_0y_0\ ,\ y_0z_0\ ,\ x_0z_0\)\\ &V8 = 2(\ x_0\ ,\ y_0\ ,z_0\) = 2P_0 \end{split}$$

Start with the general Quadric Equation in 3 variables:

1)
$$ax^2 + by^2 + cz^2 + 2dxy + 2eyz + 2fxz + 2gx + 2hy + 2jz + k = 0$$

And the parametric equation for a ray:

2)
$$R = P_0 + P_1 t$$
 where $P_0 = (x_0, y_0, z_0)$ $P_1 = (x_1, y_1, z_1)$

3)
$$R = (x_0+x_1t, y_0+y_1t, z_0+z_1t)$$

And substituting these into (5),(6),(7) results in the following (where • is the standard dot product):

$$A = Q1 \cdot V1 + Q2 \cdot V2$$

 $B = Q1 \cdot V3 + Q2 \cdot V4 + Q3 \cdot V5$
 $C = Q1 \cdot V6 + Q2 \cdot V7 + Q3 \cdot V8 + k$


$$-b \pm \sqrt{b^2 - 4ac}$$

$$x =$$

Implementation

3rd Party IP Used

- Several floating point units from the UC Berkeley:
 - Fused Multiplier/Adder
 - Combined Division/Sqrt Unit
 - FP Comparator



Author

John Hauser

Recoded Format

The floating-point units in this repository work on an internal recoded format (exponent has an additional bit) to handle subnormal numbers more efficiently in a microprocessor. A more detailed explanation will come soon, but in the mean time here are some example mappings for single-precision numbers.

```
IEEE format
              Recoded format
              s 00000000 00000000000000000000001f
              s 00000000 000000000000000000001ff
              s 00000000 001ffffffffffffffffffffff
              s 00111111 ffffffffffffffffff000
s 00000000 01fffffffffffffffffffffff
              s 010000000 fffffffffffffffffff00
s 010000001 fffffffffffffffffffffff
s 101111111 ffffffffffffffffffffff
s 11111110 ffffffffffffffffffffffff
              s 110-----
```

Scala/Chisel

```
// See LICENSE for license details.
package hardfloat
import Chisel.
import Node._
object recodedFloatNToFloatN
  def apply(in: UInt, sigWidth: Int, expWidth: Int) = {
    val sign = in(sigWidth+expWidth)
    val expIn = in(sigWidth+expWidth-1, sigWidth)
    val fractIn = in(sigWidth-1, 0)
    val isHighSubnormalIn = expIn(expWidth-3, 0) < UInt(2)</pre>
    val isSubnormal = expIn(expWidth-1, expWidth-3) === UInt(1) ||
    val isNormal = expIn(expWidth-1, expWidth-2) === UInt(1) && !is
    val isSpecial = expIn(expWidth-1, expWidth-2) === UInt(3)
    val isNaN = isSpecial && expIn(expWidth-3)
    val denormShiftDist = UInt(2) - expIn(log2Up(sigWidth)-1, 0)
    val subnormal fractOut = (Cat(Bool(true), fractIn) >> denormShi
    val normal expOut = expIn(expWidth-2, 0) - UInt((1 << (expWidth</pre>
    val expOut = Mux(isNormal, normal_expOut, Fill(expWidth-1, isSr
    val fractOut = Mux(isNormal || isNaN, fractIn, Mux(isSubnormal,
    Cat(sign, expOut, fractOut)
 }
```

SystemVerilog

```
function automatic logic [IEEE_argWidth-1:0] decodeUCBFloat(logic [internalAr
  logic sign,isHighSubnormalIn,isSubnormal,isNormal,isSpecial,isNaN;
  logic [sigWidth-1:0] fractIn,stuff,subnormal_fractOut,fractOut;
  logic [expWidth-1:0] expIn;
  logic [expWidth-2:0] normal_expOut,expOut;
  integer denormShiftDist;
  sign = in[64];
  expIn = in[63:52];
  fractIn = in[51:0]:
  isHighSubnormalIn = (expIn[expWidth-3: 0] < 2);
  isSubnormal = expIn[expWidth-1: expWidth-3] === 1 || expIn[expWidth-1:expWi
  isNormal = expIn[expWidth-1:expWidth-2] === 1 && !isHighSubnormalIn || expI
  isSpecial = expIn[expWidth-1:expWidth-2] === 3;
  isNaN = isSpecial && expIn[expWidth-3];
  denormShiftDist = 2 - expIn[5:0];//this line is hardcoded for 52 bit signif.
  stuff = {1'b1,fractIn} >> denormShiftDist;
  subnormal_fractOut = stuff[sigWidth-1:0];
  normal_expOut = expIn[expWidth-2:0] - ((1 << (expWidth-2))+1);
  expOut = isNormal ? normal_expOut : {(expWidth-1){isSpecial}};
  fractOut = isNormal || isNaN ? fractIn : isSubnormal ? subnormal_fractOut
  return {sign, expOut, fractOut};
endfunction
```


Why choose the UCB FP units given the problems mentioned?

- 1. Wanted to use fused-multiplier/adder
- 2. UCB designs are free and open source
- 3. To become familiar with the RISC-V ecosystem






HIGH LEVEL OVERVIEW




inputs are 3 pairs of 3-vectors, that correspond to the 3 dot products at the bottom of the Paul Kahler paper

64-BIT FUSED MULTIPLIER-ADDER (& SUBTRACTOR) AKA FMA64





NOTES

- · WRAPPED BERKELEY UNIT TO HIDE INPUTS | DIDN'T CARE ABOUT
- · APPED REGISTERS AT THE INPUTS



DOT PRODUCT UNIT





QUADRATIC SOLVER

Note: this is my guess as to roughly what Questa is synthesizing.

Verification

Basic Approach

- Store arguments in a queue of structs
 - queue is not synthesizable so implement with an array and maintain with a for-loop
- Push and pop items onto the queue when the ready and valid signals are raised respectively
- Assert statements to verify requirements for the unit, i.e., discriminant > 0, number of ops in flight
 5

Verification Status

- Still in progress, due to pipelining not yet correct in quadratic solver unit.
- Will exercise the quadratic unit with randomized test values, with a mix of valid and invalid inputs
- Pipelining the div/sqrt unit is tricky due to the operations can be interleaved, and this will be the main focus of the tests

Veloce Status

- Compiles √
- Was able to run it on an earlier version of my test bench last Friday
 - haven't run with most recent changes
- Notes: real number expressions won't compile in an always block, but they will in a forever block.