


Nonconformance Report

Incident Date:	04/22/2014
NCR	
Number	

Space Science & Engineering	Lab					
Subsystem	Part/Document Name			No. of NCR Sheets		
EPS		FISCE Solar Panel Schematic and Layout				
		Brief Descr	iption			
During initial EDU testing on the FISCE solar panel, odd behavior was observed on the Q23 transistor. This transistor is a dual NPN/PNP type FMB2227A BJT. The NPN gate of Q23 is used to pull the TRIG pin of the 555 timer LOW with a series of pulses from the MCU. It was observed that the TRIG remained in its default HIGH state even though the correct pulse signal from the MCU was driving the gate. Because of this, the load never turned on.						
MPS Nur	nber	MPS OP Number		Hardware Type		
			□ Flight □ Non-Flight	□ Flight Qu ☑ ETU	alification	
Quanti	ity	Procedure Number		Found During		
				FISCE Test Plan		
		Reference Doc	uments			
FB-E-4007	-D, FB-E-4008	3-D (see FISCE_Documenta	tion.zip on Knowled	lge Tree pending relea	ases)	
	A	nalysis (Attach additiona	al pages if necess	ary)		
was observed that was driving the gat of pulses from the l signal controls the First, the orienta sequence of the so and emitter of the l two dual transistors After looking at scheme for the par saved. This meant	the TRIG remains. When working MCU stops, at 3V3_LOAD are ation of the 6-phematic was controlled the part type at gates had cathat even thou	to pull the TRIG pin of the 55 ained in its default HIGH stating correctly, the 555 timer of which point the 555 timer exit SA+ power switches. Sin SOT package of Q23 was compared to the FMB2227A (B-A) respectively, had been refer and schematic decals in the Fused PADS to automatically ugh the pin numbers were entry pin numbers (pins 1 and 5).	te even though the autput should go HIC prices and the output schecked and found datasheet. It was for eversed. The same 22A BJT's. PADS design file, it change the pin nurtered correctly at file.	correct pulse signal from GH and stay there until ut goes LOW. The 555 does not be correct. Then, to be correct and 5, to issue was also found was found that the nambering sequence of the st, the final schematic	om the MCU I the series output the pin the base on the other ming he part when e netlist used	

Proposed Corrective Action					
There is a total of 6 pins on the FISCE board that are connected incorrectly in the layout of the circuit. These are all low-current control signals located on SOT23-6 packages. The proposed action is to attempt to cut the 6 traces in the PCB and solder small gauge fly-wires between each of the pins and their correct connection point. Conveniently, each pin has a resistor nearby that may act as viable solder point for the fly-wires. See the attached schematic sheet and FMB2222A/2227A datasheets for details on the pin discrepancies. The alternative action would be to make the changes in the layout and spin a new set of 4 FISCE PCB's. This may delay our shipment to Vanguard of the completed/tested boards by at least a week.					
DE	D 1.	D /	DM		D /
RE	Discipline	Date Corrective A	PM Action Taken		Date
QA		Date	PM		Date





August 2013

FFB2227A / FMB2227A NPN & PNP General-Purpose Amplifier


Description

This complementary device is a medium-power amplifier and switch, requiring collector currents up to 500 mA. Sourced from Process 19 and 63. See FFB2222A (NPN) and FFB2907A (PNP) for characteristics.


Ordering Information

Part Number	Top Mark	Package	Packing Method
FFB2227A	AA	SC70 6L	Tape and Reel
FMB2227A	001	SSOT 6L	Tape and Reel

Block Diagram



FFB2227A Device Package




FFB2227A	Internal	Connection



E1

FMB2227A Device Package



FMB2227A Internal Connection

TRANSISTOR TYPE

C1 B1 E1 NPN


C2 B2 E2 PNP




FFB2222A

FMB2222A


MMPQ2222A



NOTE: The pinouts are symmetrical; pin 1 and pin 4 are interchangeable. Units inside the carrier can be of either orientation and will not affect the functionality of the device.



SuperSOT™-6 Mark: .1P Dot denotes pin #1



NPN Multi-Chip General Purpose Amplifier

This device is for use as a medium power amplifier and switch requiring collector currents up to 500 mA. Sourced from Process 19.

Absolute Maximum Ratings*

 $T_A = 25$ °C unless otherwise noted

Symbol	Parameter	Value	Units
V _{CEO}	Collector-Emitter Voltage	40	V
V _{CBO}	Collector-Base Voltage	75	V
V _{EBO}	Emitter-Base Voltage	5.0	V
Ic	Collector Current - Continuous	500	mA
T _J , T _{stg}	Operating and Storage Junction Temperature Range	-55 to +150	°C

^{*}These ratings are limiting values above which the serviceability of any semiconductor device may be impaired.

NOTES:

1) These ratings are based on a maximum junction temperature of 150 degrees C.

Thermal Characteristics T_A = 25°C unless otherwise noted

Symbol	Characteristic	Max			Units
		FFB2222A	FMB2222A	MMPQ2222A	
P _D	Total Device Dissipation	300	700	1,000	mW
	Derate above 25°C	2.4	5.6	8.0	mW/°C
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	415	180		°C/W
	Effective 4 Die			125	°C/W
	Each Die			240	°C/W

²⁾ These are steady state limits. The factory should be consulted on applications involving pulsed or low duty cycle operations.

Proposed FISCE board modifications. RED lines indicate cut traces, GREEN lines indicate suggested fly-wire attachments.

