The iCE65 mobileFPGA family

L-Series **P-Series** Optimized for ultra-low power applications Optimized for display, (1.0 Volt and 1.2 Volt Operation) memory and SERDES applications (1.2 Volt Operation) **PART NUMBER** L01 L04 L08 P04 Logic Cells 1,280 3,520 7,680 3,520 **Embedded RAM Bits** 80K 128K 80K 64K Embedded RAM 4K Blocks 16 20 32 20 0 0 Phase-Locked Loop 1 Power/Speed Grade (-L@1.0V, -T@1.2V) -L -T -L -L -T -T -T Core Operating Current, 0 KHz 12 µA 19 µA 26 µA 43 μΑ 54 µA 90 µA 43 μΑ 100 µA Core Operating Current, 32 KHz 15 µA 23 μΑ 31 µA 50 µA 62 µA 60 μΑ Core Operating Current, 32 MHz 3 mA 4 mA 7 mA 8 mA 14 mA 17 mA 9 mA Configuration Bits 245K 533K 1.057K 533K **PACKAGE** PROGRAMMABLE I/O: MAX I/O (LVDS CHANNELS) 81-ball BGA 63 (0) 84-pin QFN 67 (0) 100-pin VQFP 72 (9) 72 (0) 121-pin BGA 92 (0) 95 (13) 132-ball BGA 95 (11) 95 (12) 93 (0) 196-ball BGA 150 (18) 150 (18) 148 (18) 284-ball BGA 176 (20) 222 (25) 174 (20) **DiePlus™ (Known Good Die)** PROGRAMMABLE I/O: MAX I/O (LVDS CHANNELS) CS63 CS110 Wafer Level Chip Scale Package: WLCSP **CS36** CC72 25 (0) 48 (4) 55 (8) 92 (12) 95 (0) 176 (20) 174 (20) Bare Die 222 (25)

Version 1.1

 $\mathbf{DiePlus}^{\mathsf{TM}}$ Wafer Level Chip Scale Devices

CS63

.4 mm pitch

3 X 4 mm

CS36

.4 mm pitch

2.5 X 2.5 mm



.5 mm pitch 4 X 5 mm CS110 .4 mm pitch 4 X 5 mm CB81 .5 mm pitch 5 X 5 mm CB121 .5 mm pitch 6 X 6 mm QN84 .5 mm pitch 7 X 7 mm CB132 .5 mm pitch 8 X 8 mm CB196 .5 mm pitch 8 X 8 mm

.

CB284 .5 mm pitch 12 X 12 mm shown actual size.

Packages are

4 VQ100 tch .5 mm pitch mm 14 X 14 mm