Absolute Maximum Ratings

Parameter	Symbol	Terminals	Rating	Unit
Filament Voltage	Ef	F+,F-	2.58	V DC
Logic Supply Voltage	VDD	VDD	-0.3 ~ 6.5	V _{DC}
Charge Pump Supply	VIN	VIN	-0.3 ~ +20	V _{DC}
Driver Supply Voltage	VDISP.	VDISP	-0.3 ~ +44	V _{DC}
Logic Input Voltage	VI	DA,CS,CP,RESET	-0.3 ~ VDD +0.3	V _{DC}
Storage Temperature	T _{STG}		-55~+85	~

Recommended Operating Conditions

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Filament Voltage	Ef	-	1.94	2.15	2.37	V _{DC}
Logic Supply Voltage	VDD	-	3.0	3.3	3.6	V _{DC}
Driver Supply Voltage	VDISP.	-	21	23	25	V _{DC}
High Level Input Voltage	VIH	DA,CS,CP,RESET	0.8 VDD		VDD	V _{DC}
Low Level Input Voltage	VIL	DA,CS,CP,RESET	0		0.2 VDD	V _{DC}
Cut-off Voltage	Ek	-	1.15	-	-	V _{DC}
Oscillation Frequency	f _{osc}	R $_{\rm OSC}$ =47KΩ,when VDD=5.0V; R $_{\rm OSC}$ =33KΩ,when VDD=3.3V;	-	1202	-	KHz
Frame Frequency	f _{FR}		-	783	-	Hz
Operating Temperature	T _{OPR}	-	- 20	**	70	°C

DC Electrical Characteristics (in typical condition)

Parameter	Symbol	Applied Pin	Condition	Min.	Тур.	Max.	Unit
Filament Current	If	F+,F-	Ef=typ VDD=VDISP=0	111	123	135	mA
Logic Supply Current	IDD	VDD	Display off	-	-	5.0	mA
Driver Supply Current	IEE(AVE)	VDISP	All light up	-	7.0	17.0	mA
	IEE(PEAK)	VDISP	All light up	-	7.0	19.0	mA
Input current	IIN	DA,CS,CP	VIN=VDD or VSS	- 1.0	-	1.0	μΑ

Pin Description


Pin Description		
Pin Name	1/0	Description
F+,F-	1	Filament Voltage pin.
VDD	1	Logic Power Supply
VDISP	1	High-Voltage Power Supply
LGND	I	Logic Ground Pin
PGND	ı	Ground Pin for High-Voltage
RESET	I	When this pin is "Low" level, the chip is reset.
osc	1	Oscillator Input Pin A resistor is connected to this pin to determine the oscillation frequency.
cs	l	Serial Interface Strobe Pin The data input after the CS has fallen is processed as a command. When this-pin-is "High", CP-is-ignored.
СР	I	Clock Input Pin This pin reads serial data at the rising edge and outputs data at the falling edge.
DA	I	Data Input Pin This pin inputs serial data at the rising edge of the shift clock. (starting from the lower bit)

Optical Characteristics


ITEMS	Te	st Conditio	าร	Color	Min.	Тур.	Max.	Unit
	Ef =	2.15 Vdc		GREEN	1800	2500	_	
	VDD =	3.3 Vdc		GIVELIA	(365)	(729)	_]
Brightness	VH =	23.0 Vdc						cd/m ²
Drightness	EK =	2.0 Vdc				 .		(fl)
	f osc =	1202 KHz				***************************************		1
	Dimming =	240 /255						
Brightness Ratio	Тр			L(Max)			2	
Between Digits			On	L(Min)	-	_		_
Color Coordinate	VDD‡			GREEN (G. :x=	=0.250, y= 0.439))		
NOTE 1)	GND		1					
,			VH					
			Ef \$					
	Ek		 ▼					
		LJ	Off	:				

NOTE 1. All phosphor is Cd-free phosphor.

POWER SUPPLY SEQUENCE



4.BLOCK DIAGRAM




ROSC should be located as near the VFD lead as possible

TIMING CHARACTERISTICS


(Unless otherwise stated, VDD=5V/3,3V, GND=0V, VH=30V, Ta=25℃)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Clock Pulse Width	tCPW	VDD=5V	400			20
Clock Pulse Width	ICPVV	VDD=3.3V	550	-	-	nS
Clock Hold Time	tCS-CP	VDD=5V	250			20
Clock riold fillie	ICS-CF	VDD=3.3V	250	_	-	nS
Data Setup Time	tDS	VDD=5V	100			nS
Data Setup Time	נטט	VDD=3.3V	150	-	-	113
Data Hold Time	tDH	VDD=5V	100			nS
Data Hold Time		VDD=3.3V	150	-	-	113
Data Processing Time	tDOFF	VDD=5V	1			c
Data Frocessing Time	IDOFF	VDD=3.3V	2.5		-	μS
CS Hold Time	tCP-CS	VDD=5V	500			nS
Co Hold Tillle	107-03	VDD=3.3V	1000	-	-	110
CS Pulse Width	tCSW	VDD=5V	500			nS
C3 Fuise Width	ICOVV	VDD=3.3V	750	_	-	113
Reset Pulse Width	tRST	VDD=5V	15			c
IVESEL L'AISE ANIANI	ino i	VDD=3.3V	10	_	_	μS
After Poset Boody Time	+DEADY	VDD=5V	11	8	7	
After Reset Ready Time	ILLEADI	VDD=3.3V	1.1	8	'	μS

WAVEFORMS




RESET



FUNCTION DESCRIPTION

The Display Control Command and the data are written by an 8-bit serial data transfer. Please refer to the diagram below



Note: When data is written into the RAM (ADRAM, CGRAM, URAM) in a continuous manner, the address are automatically incremented. Therefore it is not necessary to specify the first byte of the 2nd and later bytes when writing the RAM data.

When the CS pin is set to "LOW" Level, data transfer operation is enabled. 8-bit of data are sequentially inputted into the DA Pin (LSB first). The shift register reads the data at the rising edge of the shift clock. The data is then inputted into the CP Pin. The internal load signals are automatically generated and the data is written to each register and RAM. Thus, it is not necessary to input load signals externally.

When the CS Pin is set to "HIGH" Level, the data transfer operation is disabled. The data input when the CS Pin changes from "HIGH" to "LOW" be recognized in 8-bit units.

INSTRUCTIONS TABLE

The following are the list of commands issued by PT6394. When data is written into the RAM in a continuous manner, the addresses are automatically incremented internally. It is therefore not necessary to specify the first byte.

	M	3B	First Byte			LS	3B	M	MSB Second Byte LSB			SB					
Instruction	B7	B6	B5	B4	В3	B2	B1	B0	B7	B6	B5	B4	B3	B2	B1	B0]
DCRAM Data Write	0	0	1	X4	Х3	X2	X1	X0	C7	C6_	C5_	C4	C3	C2	C1	CO]
									*	D30	D25	D20	D15	D10	D5	DQ	2nd Byte
	,								*	D31	D26	D21	D16	D11	D6	D1	3rd Byte
GGRAM Data Write	0	1	0	•	*	Y2	Y1	YO	-,*	D32	D27	D22	D17	D12	D7	D2	4th Byte
						İ			*	D33	D28	D23	D18	D13	D8	D3	5th Byte
									*	D34	D29	D24	D19	D14	D9	D4	6th Byte
ADRAM Control Set	0	1	1	Х4	ХЗ	X2	X1	ΧO	*	*	ŧ	*	E3	E2	E1	E0	2nd Byte
		_		*	,			110	8G	7G	6G	5G	4G	3G	2G	1G	2nd Byte
URAM Control Set	1	0	Q		"	U2	U1	UO	16G	15G	14G	13G	12G	11G	10G	9G	3rd Byte
Charge pump pre-driver ON/OFF	1	0	1	0	G	1	СН	0	*	×	ŧ	*	*	*	*	*	
Number of Digit Set	1	1	1	0	O	0	*	*	UV	F6	F5	F4	F3	F2	F1	F0	2nd Byte
LED setting	1	0	1	1	LE4	LE3_	LE2	LE1	*	*	+	*	*	*	*	*	
Dimming Set	4	1	1	0	0	1	¥	1	H7	H6	H5	H4	Н3	H2_	H1	HO	2nd Byte
Display Light Set	1	1	1	0	1	0	LS	HS	*	*	٠	¥	*	*	*	*	
Standby Mode	1	1	1	0	1	1	*	ST	*	*	*	*	*	*	*	. *	ļ

Notes:

- 1.. *=Not Relevant.
- 2. Xn=Duty Timing (Digit) Address Set, n=0 to 4.
- 3. Cn=CGRAM/CGROM Character Code Bit, n=0 to 7.
- 4, Yn=CGRAM Address Bit, n=0 to 2.
- 5. Dn=CGRAM Character Code Setting, n=0 to 34.
- 6. En=Segment Pin Setting, n=0 to 3.
- 7. Un=URAM Address Set, n=0 to 2.
- 8. Gn=Grid ON/OFF Setting, n=1 to 16.
- 9. Fn=Number of Digits Set, n=0 to 6.
- 10. CH="1": Charge pump pre-driver ON / CH="0": Charge pump pre-driver OFF.
- 11. UV="1": Universal Function Enable / UV="0": Universal Function Disable.
- 12. Hn=Dimming Quantity Setting, n=0 to 7.
- 13. HS="1": All Output (Anode, Segment) Data="H* / HS="0": Normal Mode.
- 14. LS="1": All Output (Anode, Segment) Data="L" / LS="0": Normal Mode.
- 15. ST="1": Stand-by Mod / ST="0": Normal Mode.
- 16. LEn= LED Port ON/OFF, n=1 to 4.

LEn=1 LED ON

LEn=0 LED OFF

DATA CONTROL RAM (DCRAM) DATA WRITE COMMAND

The DCRAM Data Write Command is used to specify the address of the DCRAM and writes the character code of the CGROM and CGRAM (C0 to C7 bits). The DCRAM consists of 5 address bits which are used to store the CGRAM & CGROM character codes. The character codes specified by the DCRAM are converted to a 5 x 7 dot matrix character pattern via the CGROM and CGRAM. The DCRAM can each store up to 24 characters. The DCRAM Data Write Command Format is shown below.

	MSB							LSB	
1st Byte	В7	B6	B5	B4	В3	B2	B1	В0	DCRAM Data Write Mode is selected and the DCRAM
(1st)	0	0	1	X4	Х3	X2	X1	X0	Address is specified. (i.e. DCRAM Address=0H)
			,						
	MSB							LSB	
2nd Byte	B7	B6	B5	B4	В3	B2	ΒΊ	B0	CGROM & CGRAM Character Codes are specified.
(2nd)	C7	C6	C5	C4	C3	C2	C1	CO	(They are written into the DCRAM Address 0H)

During a continuous data write operation from one DCRAM Address to the next, it is not necessary to specify the DCRAM address since they are automatically incremented; however, the character code must be specified. Please refer to the information below.

to the line	(11108010)	. 20.01	• •						
	MSB							LSB	-
2nd Byte	В7	B6	B5	B4	В3	B2	B1	B0	Character Code of CGRAM & CGROM are specified
(3rd)	C7	C6	C5	C4	C3	C2	C1	CO	and written into the DCRAM Address 1H.
	MSB							LSB	-
2nd Byte	B7	B6	B5	B4	В3	B2	B1	B0	Character Code of CGRAM & CGROM are specified
(4th)	C7	C6	C5	C4	C3	C2	C1	CO	and written into the DCRAM Address 2H.
	 			:					•
	MSB							LSB	•
2nd Byte	В7	B6	B5	B4	В3	В2	B1	В0	Character Code of CGRAM & CGROM are specified an
(25th)	C7	C6	C5	C4	C3	C2	C1	C0	written into the DCRAM Address 17H.
			I		<u></u>				•
	MSB							LSB	_
2nd Byte	В7	B6	B5	B4	B3	B2	B1	В0	Character Code of CGRAM & CGROM are specified an
(26th)	C7	C6	C5	C4	C3	C2	C1	C0	written into the DCRAM Address 0H.

where:

- 1. X4 (MSB) to X0 (LSB): DCRAM Address Bits (24 Characters).
- 2, C7 (MSB) to C0 (LSB); CGROM & CGRAM Character Code Bits (256 Characters).

REV Please refer to the table below for the Duty Timing position and DCRAM Address setting relationship.

Х4	ХЗ	Х2	Х1	X0	Duty Timing Position				
0	0	0	0	0	T1 (1G is used)				
0	0	0	0	4	T2 (2G is used)				
0	0	0	1	0	T3 (3G is used)				
0	0	0	1	***	T4 (4G is used)				
0	0	Ţ	0	0	T5 (5G is used)				
0	0	, i	0	1	T6 (6G is used)				
0	0	ŧ	1	0	T7 (7G is used)				
0	0	**	1	4	T8 (8G is used)				
0	1	0	0	0	T9 (9G is used)				
0	1	0	0	1	T10 (10G is used)				
0	1	0	1	0	T11 (11G is used)				
0	1	0	1	*	T12 (12G is used)				
0	1	4	0	0	T13 (13G is used)				
0	1	1	0	1	T14 (14G is used)				
0	1	*\$	1	0	T15 (15G is used)				
0	1	- Appendix	1	1	T16 (16G is used)				
1	0	0	0	0	T17 (Only Universal is used)				
1	0	0	0	1	T18 (Only Universal is used)				
1	0	0	. 1	0	T19 (Only Universal is used)				
1	0	0	1	it s	T20 (Only Universal is used)				
1	0	46	0	0	T21 (Only Universal is used)				
1	0	*	0	1	T22 (Only Universal is used)				
1	0	1	1	0	T23 (Only Universal is used)				
1	0	72	1	1	T24 (Only Universal is used)				

CGRAM DATA WRITE COMMAND

The Character Generator RAM (CGRAM) Data Write Command is used to specify the CGRAM address (00H to 07H) and write the character pattern data. It consists of 3 address bits which is used to store the 5 x 7 dot matrix character patterns. The CGRAM can store up to 8 types of character patterns which may be displayed by specifying the Character Code (DCRAM Address). The CGRAM Data Write Command Format is given below.

Code (DCh	MIVI AC	iui ess).	. 1116 C		Duta				· ·
	MSB							LSB_	1
1st Byte	B7	B6	B5	B4	ВЗ	B2	B1	B0	CGRAM Data Write Mode is selected and the CGRAM
(1st)	0	1	0	*	*	Y2	Y1	Y0	Address is specified (i.e. CGRAM Address=00H).
` ^ '									
	MSB.							LSB_	1
2nd Byte	В7	B6	B5	В4	B3	B2	B1	B0	1st Column Data is specified and rewritten into the
(2nd)	. *	D30	D25	D20	D15	D10	D5	D0	CGRAM Address 00H.
•						-			
	MSB							<u>LSB</u>	1
2nd Byte	В7	В6	B5	B4	B3	B2	B1		2nd Column Data is specified and rewritten into the
(3rd)	*	D31	D26	D21	D16	D11	De	D1	CGRAM Address 00H.
	MSB							LSB	1
2nd Byte	B7	B6	B5	B4	B3	B2	B1	B0	3rd Column Data is specified and rewritten into the
(4th)	*	D32	D27	D22	D17	D12	D7	D2	CGRAM Address 00H.
		-			•				
	MSB				,			LSB_	1
2nd Byte	B7	B6	B5	B4	B3	B2	B1	B0	4th Column Data is specified and rewritten into the
(5th)	*	D33	D28	D23	D18	D13	D8	D3	CGRAM Address 00H.
		-	•						
	MSB			.,	-1	,	1	LSB	The state of the s
2nd Byte	B7	B6	B5	B4	B3	B2	B1	B0	5th Column Data is specified and rewritten into the
(6th)	*	D34	D29	D24	D19	D14	D9	D4	CGRAM Address 00H.

During a continuous data write operation from one CGRAM Address to the next, it is not necessary to specify the CGRAM address since they are automatically incremented; however, the character pattern data must be specified. The 2nd to the 6th character pattern data byte are considered as one data item, therefore 1µs is sufficient value for parameter tDOFF between bytes. Please refer to the information below.

	MSB							LSB
2nd Byte	B7	B6	B5	B4	В3	B2	В1	B0
(7th)	*	D30	D25	D20	D15	D10	D5	D0

1st Column Data is specified and rewritten into the CGRAM Address 01H.

	MSB							LSB
2nd Byte	B7	B6	B5	B4	В3	B2	B1	B0
(11th)	*	D34	D29	D24	D19	D14	D9	D4
, , ,								

5th Column Data is specified and rewritten into the CGRAM Address 01H.


where:

- 1. Y2 (MSB) to Y0 (LSB): CGRAM Address Bits (8 characters).
- 2, D34 (MSB) to D0 (LSB): Character Pattern Data Bits (35 outputs).

Please refer below for the CGROM Address and CGRAM Address Setting relationship

Y2	Y1	Y0	CGROM Address
0	0	0	RAM00 (0000000B)
0	0	1	RAM01 (00000001B)
0	1	0	RAM02 (00000010B)
0	1	1	RAM03 (00000011B)
1	0	0	RAM04 (00000100B)
1	0	1	RAM05 (00000101B)
1	1	0	RAM06 (00000110B)
1	1	1	RAM07 (00000111B)

The CGROM and CGRAM output area placement is given in the table below



The Character Generator ROM (CGROM) consists of 8 CGROM Address bits generating 5×7 dot matrix character patterns. It can store up to a maximum of 248 types of character patterns.

ADRAM CONTROL SET COMMAND

The Additional Data RAM (ADRAM) consists of 5 address bits used to store the symbol data. It can store up to 4 types of symbol patterns per timing. The symbol data specified by the ADRAM is directly outputted. The terminals to which the ADRAM data are outputted may be used as a cursor. The ADRAM command format is given below.


	MSB							LSB	1
1st Byte	В7	B6	B5	B4	В3	B2	B1	B0	ADRAM Data Write Mode is selected and the ADRAM address is specified. (i.e. ADRAM Address
(1st)	0	1	1	X4	Х3	X2	X1	X0	= 0H)
	MSB							LSB	1
2nd Byte	B7	B6	B5	B4	В3	B2	B1	B0	Symbol Data is specified and written into the
(2nd)	*	×	*	*	E3	E2	E1_	E0	ADRAM Address 0H.

During a continuous data write operation from one ADRAM Address to the next, it is not necessary to specify the ADRAM address since they are automatically incremented; however, the symbol data must be specified. Please refer to the information below.

	MSB							LSB	
2nd Byte	В7	B6	B5	В4	В3	B2	B1	В0	Symbol Data is specified and written into the ADRAM
(3rd)	*	*	át	*	E3	E2	E1	E0	Address 1H.
	MSB							LSB	
2nd Byte	В7	В6	B5	B4	ВЗ	B2	B1	В0	Symbol Data is specified and written into the ADRAM
(4th)	*	*	ж	*	E3	E2	E1	E0	Address 2H.
	L			:					
	MSB							LSB	
2nd Byte	В7	В6	B5	В4	В3	B2	B1	B0	Symbol Data is specified and written into the
(25th)	*	*	*	4:	E3	E2	ΕΊ	E0	ADRAM Address 17H.
	MSB							LSB	1
2nd Byte	B7	B6	B5	B4	В3	B2	B1	B0	Symbol Data is specified and rewritten into the ADRA
(26th)	*	*	*	*	E3	E2	ΕŤ	E0	Address 0H.

where:

- 1. X4 (MSB) to X0 (LSB): ADRAM Address Bits (24 Characters).
- 2. E3 (MSB) to E0 (LSB): Symbol Data Bits (Symbol Data per timing).



Please refer to the table below for segment (E0~E3) position and ADRAM (X0~X4) Duty Timing (Digit) Address setting relationship.

Duty Timing (Digit) Address	S4 (E3)	S3 (E2)	S2 (E1)	S1 (E0)
T1 (01100000B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T2 (01100001B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T3 (01100010B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T4 (01100011B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T5 (01100100B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T6 (01100101B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T7 (01100110B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T8 (01100111B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T9 (01101000B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T10 (01101001B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T11 (01101010B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T12 (01101011B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T13 (01101100B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T14 (01101101B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T15 (01101110B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T16 (01101111B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T17 (01110000B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T18 (01110001B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T19 (01110010B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T20 (01110011B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T21 (01110100B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T22 (01110101B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T23 (01110110B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF
T24 (01110111B)	ON/OFF	ON/OFF	ON/OFF	ON/OFF

URAM CONTROL SET COMMAND

The Universal RAM (URAM) consists of 3 address bits used to store the symbol data. It can store up to 16 types of symbol patterns per timing (T17~T24). The symbol data specified by the URAM is directly outputted. The URAM command format is given below.

	MSB							LSB
1st Byte	B7	B6	B5	B4	B3	B2	B1	В0
1st Byte (1st)	1	0	0	*	*	U2	U1	UO
	MCD							LSB

Universal Control Set Mode is selected and the URAM address is specified, (i.e. URAM Address=00H)

	MSB							LSB
2nd Byte	B7	B6	B5	B4	B3	B2	B1	B0
(2nd)	8G	7G	6G	5G	4G	3G	2G	1G
		L					-	

1st Data is specified and rewritten into the URAM Address 00H.

	MSB							LSB
2nd Byte	В7	B6	B2	B5	84	B3	B1	B0
(3rd)	16G	15G	11G	14G	13G	12G	10G	9G

2nd Data is specified and rewritten into the URAM Address 00H.

During a continuous data write operation from one URAM Address to the next, it is not necessary to specify the URAM address since they are automatically incremented; however, the character pattern data must be specified. The 2nd to the 3th character pattern data byte are considered as one data item, therefore 1µs is sufficient value for parameter tDOFF between bytes. Please refer to the information below.

	MSB							LSB
2nd Byte	В7	B6	B5	B4	B3	B2	B1	B0
(4th)	8G	7G	6G	5G	4G	3G	2G	1G

1st Column Data is specified and rewritten into the URAM Address 01H.

	MSB							LSB
2nd Byte	В7	B6	B5	B4	В3	B2	B1	B0
(5th)	16G	15G	14G	13G	12G	11G	10G	9G

2nd Column Data is specified and rewritten into the URAM Address 01H.

where:

- 1. U2(MSB) to U0 (LSB): URAM Address Bits:
- 2. 16G (MSB) to 1G (LSB): Grid Pin Setting.

Please refer to the table below for the Grid (1G~16G) position and URAM (U0~U2) Duty Timing Address setting relationship

Duty Tim	ing (Digit)	Address		1G	2G		15G	16G
Universal Name	U2	U1	U0					
T17	0	0	0	ON/OFF	ON/OFF	,,,,,,,,,,,	ON/OFF	ON/OFF
T18	0	0	1	ON/OFF	ON/OFF	*******	ON/OFF	ON/OFF
T19	0	1	0	ON/OFF	ON/OFF	******	ON/OFF	ON/OFF
T20	0 .	1	1	ON/OFF	ON/OFF	*******	ON/OFF	ON/OFF
T21	1	0	0	ON/OFF	ON/OFF	12744444	ON/OFF	ON/OFF
T22	1	0	1	ON/OFF	ON/OFF	222244	ON/OFF	ON/OFF
T23	1	1	0	ON/OFF	ON/OFF	177744	ON/OFF	ON/OFF
T24	1	1	1	ON/OFF	ON/OFF	******	ON/OFF	ON/OFF

Notes

- 1. 1G~16G="0": Grid is turned "OFF".
- 2. 1G~16G="1": Grid is turned "ON".

NUMBER OF DIGITS SET COMMAND

The Number of Digits Set Command is used to write the number of display digits into the display digit register. Using a 7-bit data, the Number of Digits Set Command can display 16 to 24 digits. When the power is turned ON or when the /RESET signal is inputted, the value of B7 to B4 is set to "0" and the value of B3 to B0 is set to "1". It is advisable to always execute this command before the turning on the display. The command format is given below.


with the just the same									
	MSB			•				LSB_	
	17100						~ .	- 50	The Number of Digits Set Mod
	B7	B6	B5 1	B4	B3	B2	B1	B0	1110 1401111001 01 21 31 1 1
0 1 D. 4 -	D:	200							number of digit value is specific
2nd Byte				⊑ <i>A</i>	F0	F2	E4		to ON/OFF.
	UV	F6	F5	1-4	FO	rz.		10	LO UNIOFF.

de is selected and the fied. Universal Function set

where:

1. F6 (MSB) to F0 (LSB): Display Duty Data Bits (24 stages).

2. UV (MSB): Universal Function Set.



DIMMING SET COMMAND


The Dimming Set Command is used to write the display duty value to the duty cycle register. Using a 8-bit data, the display duty adjusts the contrast in 240 stages. When the power is turned ON or when the /RESET signal is inputted, the duty cycle register value is set to "0". It's advisable to always execute this command before turning on the display, after which the desired duty value may be set. The command format is given below.

	MSB							LSB
On al Distan	В7	B6	B5	B4	B3	B2	В1	B0
2nd Byte	H.7	H6	H5	H4	НЗ	H2	Hí	HO

Display Duty Set Mode is selected and the duty value is specified.

The relationship between the Setup Data, Controlled Output Duty is given in the table below

H7	H6	H5	H4	НЗ	H2	H1	HO	Dimming Quantity
0	0	0	0	0	0	0	0	0/255 x T
0	0	0	0	0	0	0	1	1/255 x T
0	0	0	0	0	0	1	0	2/255 x T
0	0	0	0	0	0	1	1	3/255 x T
0	0	0	0	0	1	0	0	4/255 x T
:	:	:	:	:	•	:	:	:
:	:	:	:	:	:		:	÷
1	1	1	0	1	1	1	1	239/255 x T
1	1	1	1	0	0	0	0	240/255 x T
1	1	1	1	0	0	0	1	240/255 x T
:	:	:	:	:	:	:	:	:
:	:	:	:	:	:	:	:	:
1	1	1	1	1	1	1	0	240/255 x T
1	1	1	1	1	1	1	1	240/255 x T



where:

1. x=number of Grid.

2. T=T1 + T2

T1=Brightness pulse width

T2=Blank pulse width

DISPLAY LIGHT SET COMMAND

The Display Light Set Command is used to turn all display lights ON or OFF. All Display Lights On Mode is primarily used for testing the display. The All Display Light OFF Mode is used for the blinking display and to prevent any malfunction when the power is turned on. The command format is given below.

LSB MSB B2 B1 BO В7 B4 В3 B6 B5 1st Byte HS LS 0 1 0 1

The table below shows Segment and Anode Display Status in relation to the Display Light Set Command data.

Bit N	lame	Segment and Anode Display Status
LS	HS	Ceginon and Another Property
0	0	Normal Display Mode
0	1	All outputs (Anode, Segment)="High" The duty of Grid will be follow Dimming Setting.
1	0	All outputs (Anode, Segment)="Low" The duty of Grid will be follow Dimming Setting.
1	1	No function, please don't use.

STAND-BY MODE COMMAND

The Stand-by Mode Command is stopped the IC's OSC Frequency.

However, in the meantime, the Anode, Segment and Grid will be Low, the "SW" will be High Level Output when ST set to "1" of the Stand-by Mode Command. Otherwise, it is a Normal Mode (OSC Frequency Active) when ST set to "0".

	MSB							LSB
i	В7	B6	B5	В4	B3	B2	B1	B0
	1	1	1	0	1	1	*	ST

1st Byte where:

1. ST="0": Normal Mode. ST="1": Stand-by Mode.

2. *=Reserved.

RESET FUNCTION


The internal status after power supply has been reset as follows


Instruction	At Reset Condition					
DCRAM	DCRAM Address=00H All DCRAM_A Data=20H (Space Code)					
CGRAM	CGRAM Address=00H All CGRAM Data=00H					
ADRAM	ADRAM Address=00H All ADRAM Data=00H Segment OFF					
URAM	URAM Disable URAM Address=00H All URAM Data=00H Grid OFF					
Number of Digit Set	F0~F3="1111", F4~F6="000" Universal Function Disable (UV="0")					
Dimming Set	Dimming Quantity=0/255 (H0~H7="0")					
Display Light Set	HS="0" LS="1" All Output (Segment, Anode)=Low					
Stand-by Mode	Disable					
LED Output	LED1~4="0000" (All Low)					
Charge Pump Pre-driver	Disable, "SW" set to High					

FONT

LSB	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	RAM0															
0001	RAMI															
0010	RAM2															
0011	RAMS															
0100	RAM4															
0101	RAM5															
0110	RAM6															
0111	RAM7															
1000																
1001																
1010																
1011																
1100																
1101											يستهسا			_		
1110																
1111																

OUTER DIMENSIONS





PIN CONNECTION

LEAD DETAILS


PIN NO	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
PIN CONNECTION	F-	F-	NC	NC	NC	NC	DA	СР	NC	CS	NC	RESET	osc	NC	VDD	NC	NC	VDISP	PGND	LGND	F+	F+

Fn: Filament pin
 nG: Grid pin
 Pn: Anode pin
 NC: No Connected pin
 NP: No pin

MODEL: HCA-06S101T OUTER DIMENSIONS

Rev. 2 05-Mar-2020

PATTERN DETAILS



© Color of Illumination ©

• Green (G. x=0.250, y=0.439) ---- All Patterns.

MODEL: HCA-06S101T PATTERN DETAILS

Rev. 1 25-May-2015

GRID ASSIGNMENT

1G 2G 3G 4G 5G 6G

- 1 2 3 4 5
- 6 7 8 9 10
- 11 12 13 14 15
- 16 17 18 19 20
- 21 22 23 24 25
- 26 27 28 29 30
- 31 32 33 34 35

(1G - 6G)

MODEL: HCA-06S101T GRID ASSIGNMENT

Rev. 1 25-May-2015

ANODE CONNECTION

		COM1-COM6
		1G-6G
SEG	1	1
SEG	2	2
SEG	3	3
SEG	4	4
SEG	5	5
SEG	6	6
SEG	7	7
SEG	8	8
SEG	9	9
SEG	10	10
SEG	11	11
SEG	12	12

	COM1-COM6
	1G-6G
SEG 13	13
SEG 14	14
SEG 15	15
SEG 16	16
SEG 17	17
SEG 18	18
SEG 19	19
SEG 20	20
SEG 21	21
SEG 22	22
SEG 23	23
SEG 24	24

	COM1-COM6
	1G-6G
SEG 25	25
SEG 26	26
SEG 27	27
SEG 28	28
SEG 29	29
SEG 30	30
SEG 31	31
SEG 32	32
SEG 33	33
SEG 34	34
SEG 35	35

MODEL: HCA-06S101T ANODE CONNECTION Rev. 1 25-May-2015