


Cálculo da Média

Enzo Bassani, Gabriel Vargas, Mariana Mazzo e Maurício Konrath

Descrição do Circuito:




VHDL:

```
]entity media is  
]port(  
|     a, b, c, d: in std_logic_vector(3 downto 0);  
|     aprovado, rec, reprovado: out std_logic  
|);  
|end media;
```

```
]architecture comp of media is  
|     signal total: unsigned(5 downto 0);  
|     signal media_nota: unsigned(5 downto 0);  
|
```

```
]begin  
|     total <= unsigned("00"&a) + unsigned("00"&b) + unsigned("00"&c) + unsigned("00"&d);  
|     media_nota <= total / 4;  
|  
|process(media_nota) is  
|begin  
|if(media_nota < 3) then  
|    reprovado <= '1';  
|    aprovado <= '0';  
|    rec <= '0';  
|elseif(media_nota < 6) then  
|    reprovado <= '0';  
|    aprovado <= '0';  
|    rec <= '1';  
|else  
|    reprovado <= '0';  
|    aprovado <= '1';  
|    rec <= '0';  
|end if;  
|end process;  
end comp;
```

RTL Viewer:



Testbench:

```
architecture tb of usertest is
    signal a, b, c, d: std_logic_vector(3 downto 0);
    signal aprovado, rec, reprovado: std_logic;

    component media
        port(
            a, b, c, d: in std_logic_vector(3 downto 0);
            aprovado, rec, reprovado: out std_logic
        );
    end component;

begin

    MD: media port map (a, b, c, d, aprovado, rec, reprovado);

    process
        constant period: time := 20 ns;
        begin
            a <= "1010"; b <= "0010"; c <= "1010"; d <= "0001";
            wait for period;
            a <= "0101"; b <= "0110"; c <= "0101"; d <= "1001";
            wait for period;
            a <= "0010"; b <= "0100"; c <= "0001"; d <= "0001";
            wait;
        end process;
end tb;
```

Resultados:

- Versão Quartus: Quartus 15.0 web
- Dispositivo: Cyclone IV GX EP4CGX15BF14C6
- LEs: 19
- Pinos: 19
- Registradores: 0
- Atraso: 13.099
- Como foi feita a divisão: /4

Medida	Entrada	Saída	Atraso
RR	c[0]	rec	12.747 ns
RF	c[0]	aprovado	12.762 ns
FR	c[1]	aprovado	13.099 ns
FF	c[1]	rec	13.078 ns

Simulação:

