8086

16-Bit Microprocessor iAPX86 Family FINAL

DISTINCTIVE CHARACTERISTICS


- Directly addresses up to 1 Mbyte of memory
- 24 operand addressing modes
- Efficient implementation of high level languages
- Instruction set compatible with 8080 software
- · Bit, byte, word, and block operations
- 8 and 16-bit signed and unsigned arithmetic in binary or decimal
- MULTIBUS® system interface
- Three speed options
 - 5MHz for 8086
 - 8MHz for 8086-210MHz for 8086-1

GENERAL DESCRIPTION

The 8086 is a general purpose 16-bit microprocessor CPU. Its architecture is built around thirteen 16-bit registers and nine 1-bit flags. The CPU operates on 16-bit address spaces and can directly address up to 1 megabyte using offset addresses within four distinct memory segments, designated as code, data, stack and extra code. The 8086 implements a powerful instruction set with 24 operand addressing modes. This instruction set is compatible with that of the 8080 and 8085. In addition, the 8086 is particularly effective in executing high level languages.


The 8086 can operate in minimum and maximum modes. Maximum mode offloads certain bus control functions to a peripheral device and allows the CPU to operate efficiently in a multi-processor system. The CPU and its high performance peripherals are MULTIBUS compatible. The 8086 is implemented in N-channel, depletion load, silicon gate technology and is contained in a 40-pin CERDIP package, Molded DIP package, or Plastic Leaded Chip Carrier.

BLOCK DIAGRAM



Publication # Rev. Amendment 01966 D /0 Issue Date: August 1989






Note: Pin 1 is marked for orientation.

ORDERING INFORMATION

Commercial Products

AMD commercial products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Temperature Range

- b. Package Type
- c. Device Number
- d. Speed Option
- e. Optional Processing



Valid Combinations						
***	8086					
P, D, N	8086-2					
	8086-1					
D, ID	8086-2B					
D	8086-1					
D	8086B					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.




ORDERING INFORMATION

Military Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations 8086 8086-2 /BQA

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



PIN DESCRIPTION

The following pin function descriptions are for 8086 systems in either minimum or maximum mode. The "Local Bus" in these descriptions is the direct multiplexed bus interface connection to the 8086 (without regard to additional bus buffers).

Pin No.*	Name	1/0				ecription					
39, 2-16	AD ₁₅ -AD ₀	1/0	bus. An is analo be transferred of lower half would float to three-s	Address Data Bus. These lines constitute the time multiplexed memory/IO address (T ₁) and data (T ₂ , T ₃ , T ₄ , T ₄) bus. A ₀ is analogous to BHE for the lower byte of the data bus, pins D7–D ₀ , it is LOW during T ₁ when a byte is be transferred on the lower portion of the bus in memory or I/O operations. Eight-bit oriented devices tied to the lower half would normally use A ₀ to condition chip select functions. (See BHE.) These lines are active HIGH and float to three-state OFF during interrupt acknowledge and local bus "hold acknowledge."							
35–38	A19/Se, A18/S5, A17/S4, A16/S3	0	operations thes during T ₂ , T ₃ , T cycle. A ₁₇ /S This informati	e lines are L w, and T ₄ . T ₄ and A ₁₆ ion indicate	OW. During memory and he status of the interrupt //S ₃ are encoded a es which relocation is	significant address lines for memory operations. During I/O 1//O operations, status information is available on these lines enable FLAG bit (S ₅) is updated at the beginning of each CLK s shown. register is presently being used for data accessing. bus "hold acknowledge."					
			A ₁₇ /S ₄	A16-S3	Characteristics]					
			0 (LOW)	0	Alternate Data						
			0	1	Stack						
			1 (HIGH)	0	Code or None	4					
			1	1	Data	4					
	1		Se is 0 (LOW)								
34	BHE/S7	0	the most signification the bus would and interrupt a status information.	ficant half o normally us acknowledge tion is avails	of the data bus, pins U- be BHE to condition ch cycles when a byte is able during T2, T3, and	enable signal (BHE) should be used to enable data onto 15-Da. Eight-bit oriented devices tied to the upper half of ip select functions. BHE is LOW during T ₁ for read, write, to be transferred on the high portion of the bus. The S ₇ T ₄ . The signal is active LOW and floats to or the first interrupt acknowledge cycle.					
			BHE	Ao	Characteristics						
		l	0	0	Whole word						
			0	1	Upper byte from/ to odd address						
			1	0	Lower byte from/ to even address						
			1	1	None	」					
32	FID	0	the state of the active LOW do	ne S ₂ pin. T uring T ₂ , T ₃ s has floate	his signal is used to re , and Tw of any read	is performing a memory of I/O read cycle, depending on said devices which reside on the 8068 local bus. RD is cycle and is guaranteed to remain HIGH in T ₂ until the knowledge."					
22	READY		READY. Is the transfer. The I	acknowled READY sign signal is act	gment from the addres	sed memory or I/O device that it will complete the data synchronized by the 8284A Clock Generator to form EADY input is not synchronized. Correct operation is not					
18	INTR	1	tion to determ	ine if the po a an interru	rocessor should enter i ot vector lookup table l	h is sampled during the last clock cycle of each instruc- nto an interrupt acknowledge operation. A subroutine is located in system memory, it can be internally masked by is internally synchronized. This signal is active HIGH.					
23	TEST		TEST. Input is wise, the prod on the leading	examined sessor waits a edge of C	by the "Wait" instruction in an "Idle" state. This LK.	on. If the TEST input is LOW, execution continues; other- is input is synchronized internally during each clock cycle					
17	NMI	1	Non-Maskable to via an inter software. A tra input is interna	Interrupt. A mupt vector ansition from ally synchro	in edge-triggered input lookup table located in n a LOW to HIGH initis nized.	which causes a type 2 interrupt. A subroutine is vectored system memory. NMI is not maskable internally by stes the interrupt at the end of the current instruction. Thi					
21	RESET	1	for at least fo	urclock cy s LOW. RE:	cles. It restarts execution SET is internally synchic						
19	CLK	1	Clock. Provide cycle to provi	s the basic de optimized	timing for the process internal timing.	or and bus controller. It is asymmetric with a 33% duty					
40	Vcc		V _{CC} . The + 5		ipply pin.						
1, 20	GND		Ground. The								
33	MN/MX	'_	Minimum/Max the following		ates what mode the pro-	ocessor is to operate in. The two modes are discussed in					
											

*Pin numbers correspond to DIPs only.



Pin No.*	Name	1/0	Description						
28-26	\$2, \$1, \$0	0	I/O access contro	HIGH. of sian	This st als. Am	atus is used by the 8	to the passive state (1, 1, 1) during T ₃ or during 1288 Bus Controller to generate all memory and or S ₀ during T ₄ is used to indicate the beginning or T _W is used to indicate the end of a bus cycle, nowledge." These status lines are encoded as show		
			₹2	₹1	₹ ₀	Characteristics	7		
			0 (LOW)	0	0	Interrupt Acknowledge			
			0	0	1	Read I/O Port			
			0	1	0	Write I/O Port			
			0 1 (HIGH)	0	0	Halt Code Access	4		
			1	ö	1	Read Memory	-{		
			1	1	0	Write Memory	-		
			1	1	1	Passive			
31, 30	RO/GT ₀ . RO/GT ₁	1/0	at the end of the priority than RO/O grant sequence is 1. A pulse of 1 C 8086 (pulse 1). 2. During a T ₄ or indicates that it state at the ne. "hold acknowle	proce T ₁ . R as fo LK with T ₁ ck he 806 xt CLF idge."	ssor's (Q/GT) llows: de from ock cyc 36 has (. The	current bus cycle. Each has an internal pull-up n another local bus m ciel, a pulse 1 CLK win allowed the local bus CPU's bus interface u	asters to force the processor to release the local bit of pin is bidirectional with RQ/GT ₀ having higher or resistor so it may be left unconnected. The requesaster indicates a local bus request ("hold") to the defrom the 8086 to the requesting master (pulse 2 to float and that it will enter the "hold acknowled init is disconnected logically from the local bus during a fine to the R086 (with 0) that the "hold" in the requestion of the local bus during the resistance of the R086 (with 0) that the "hold" in the R086 (with 0) the R086 (w		
			request is abou	ndicates to the 8086 (pulse 3) that the "hold" sclaim the local bus at the next CLK. sequence of 3 pulses. There must be one deed Cl					
			Each master-master exchange of the local bus is a sequence of 3 pulses. There must be one dead CLK cycle after each bus exchange. Pulses are active LOW.						
			of the cycle when 1. Request occurs 2. Current cycle is	all th on on not t	e follov r before he low	ving conditions are me • T ₂ . • byte of a word (on a			
			4. A locked instruc	ction is	not c	urrently executing.	merrupt acknowledge sequence.		
			1. Local bus will b	e rele	ased d	uring the next clock. thin 3 clocks. Now the	o possible events will follow: e four rules for a currently active memory cycle ap		
	LOCK	0	LOCK IS active LO	ow. If n of t	18 LOC	K signal is activated in	rs are not to gain control of the system bus while by the "LOCK" prefix instruction and remains active all is active LOW, and floats to three-state OFF in		
4, 25	QS ₁ , QS ₀	0	tormed.				CLK cycle after which the queue operation is per- ng of the internal 8086 instruction queue.		
8	M/IO	Ó	Status line. Logical from an I/O access	ily equ is. M/	ivalent IO becc	to S ₂ in the maximum	in mode. It is used to distinguish a memory access preceding a bus cycle and remains valid until the foot three-state OFF in local bus "hold acknowledge."		
19	WR	0	Write. Indicates the	at the	proces	sor is performing a writive for T2, T3, and T	rite memory or write I/O cycle, depending on the w of any write cycle. It is active LOW and floats to		
4	INTA	0	INTA. Is used as a of each interrupt a	read cknow	strobe	for interrupt acknowle cycle.	edge cycles. It is active LOW during T_2 , T_3 , and T		
5	ALE	0	a HIGH pulse activ	e dun	ing T ₁	of any bus cycle. Not	latch the address into 8282/8283 address latch. It that ALE is never floated.		
7	DT/Ħ	0	er. It is used to co	ntrol ontrol	the dire e, and	ection of data flow thr	that desires to use an 8286/8287 data bus transce ough the transceiver. Logically DT/R is equivalent to as for M/IO. (T = HIGH, R = LOW.) This signal odge."		
3	DEN	0	transceiver. DEN is	activ	e LOW	during each memory	286/8287 in a minimum system which uses the and I/O access and for INTA cycles. For a read of the middle of T ₄ , while for a write cycle, it is active if floats to three-state OFF in local bus "hold"		
in numbers	correspond to I	DIPs on	у.						

	PIN DESCRIPTION (continued)							
Pin No.*	Name	1/0	Description					
31, 30	HOLD, HLDA	1/0	HOLD. Indicates that another master is requesting a local bus "hold." To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement in the middle of a T ₄ or T ₁ clock cycle. Simultaneous with the issuance of HLDA, the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor will LOWer HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines.					
			The same rules as for RO/GT apply, regarding when the local bus will be released. HOLD is not asynchroneous input. External synchronization should be provided if the system cannot otherwise guarantee the set-up time.					

^{*}Pin numbers correspond to DIPs only.

DETAILED DESCRIPTION

The 8086 CPU is internally organized into two processing units. These two units are the Bus Interface Unit (BIU) and the Execution Unit (EU). A block diagram of this organization is shown on page 1.

The BIU performs instruction fetch and queuing, operand fetch and store, address relocation, and basic bus control. The EU receives operands and instructions from the BIU and processes them on a 16-bit ALU. The EU accesses memory and peripheral devices through requests to the BIU. The BIU generates physical addresses in memory using the 4 segment registers and offset values.

The BIU and EU usually operate asynchronously. This permits the 8086 to overlap execution fetch and execution. Up to 6 instruction bytes can be queued. The instruction queue acts as a FIFO buffer for instructions, from which the EU extracts instruction bytes as required.

Memory Organization

The 8086 addresses up to 1 megabyte of memory. The address space is organized as a linear array, from 00000 to FFFFF in hexadecimal. Memory is subdivided into segments of 64K bytes each. There are 4 segments: code, stack, data, and extra (usually employed as an extra data segment). Each

segment thus contains information of a similar type. Selection of a destination segment is automatically performed using the rules in the table below. This segmentation makes memory more easily relocatable and supports a more structured programming style.

Physical addresses in memory are generated by selecting the appropriate segment, obtaining the segment "base" address from the segment register, shifting the base address 4 digits to the left, and then adding this base to the "offset" address. For programming code, the offset address is obtained from the instruction pointer. For operands, the offset address is calcutated in several ways, depending upon information contained in the addressing mode. Memory organization and address generation are shown in Figure 1a.

Certain memory locations are reserved for specific CPU operations. These are shown in Figure 1b. Addresses FFFFOH through FFFFFH are reserved for operations which include a jump to the initial program loading routine. After RESET, the CPU will always begin execution at location FFFFOH, where the jump must be located.

Addresses 00000H through 003FFH are reserved for interrupt operations. The service routine of each of the 256 possible interrupt types is signaled by a 4-byte pointer. The pointer elements must be stored in reserved memory addresses before the interrupts are invoked.




Figure 1a. Memory Organization

Figure 1b. Reserved Memory Locations



Memory Reference Need	Segment Register Used	Segment Selection Rule
Instructions	CODE (CS)	Automatic for all prefetching of instructions.
Stack	STACK (SS)	All stack pushes and pops, and all memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references which are relative to the stack, the destination of a string operation, or explicitly overriden.
External (Global) Data	EXTRA (ES)	Destination of string operations, when they are explicitly selected using a segment override.

Minimum and Maximum Modes

The 8086 has two system configurations, minimum and maximum mode. The CPU has a strap pin, MN/\overline{MX} , which defines the system configuration. The status of this strap pin defines the function of pin numbers 24 through 31.

When MN/MX is strapped to GND, the 8086 operates in maximum mode. The operations of pins 24 through 31 are redefined. In maximum mode, several bus timing and control functions are "off-loaded" to the 8288 bus controller, thus

freeing up the CPU. The CPU communicates status information to the 8288 through pins S_0 , S_1 , and S_2 . In maximum mode, the 8086 can operate in a multiprocessor system, using the LOCK signal within a Multibus format.

When MN/ $\overline{\text{MX}}$ is strapped to V_{CC}, the 8086 operates in minimum mode. The CPU sends bus control signals itself through pins 24 through 31. This is shown in the Connection Diagrams (in parentheses). Examples of minimum and maximum mode systems are shown in Figure 2.




Figure 2a. Minimum Mode 8086 Typical Configuration




Figure 2b. Maximum Mode 8086 Typical Configuration

Bus Operation

The 8086 has a combined address and data bus, commonly referred to as "a time multiplexed bus." This technique provides the most efficient use of pins on the processor while permitting the use of a standard 40-lead package. This bus can be used throughout the system with address latching provided on memory and I/O modules. The bus can also be demultiplexed at the processor with a single set of address latches if a standard non-multiplexed bus is desired for the system.

Each bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3 and T4 (see Figure 5). The address is sent from the processor during T1. Data transfer occurs on the bus during T3 and T4. T2 is used for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "Wait" states (Tw) are inserted between T3 and T4. Each inserted "Wait" state is of the same duration as a CLK cycle. "Idle" states (T1) or inactive CLK cycles can occur between 8086 bus cycles. The processor uses these cycles for internal housekeeping.

During T1 of any bus cycle, the ALE (Address Latch Enable) signal is emitted (by either the processor or the 8288 bus controller, depending on the MN/MX strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits $\overline{S_0}$, $\overline{S_1}$, and $\overline{S_2}$ are used, in maximum mode, by the bus controller to identify the type of bus transaction according to the following table:

Ī2	Ī5₁	Ŝ₀	Characteristics
0(LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1(HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits S3 through S7 are multiplexed with high-order address bits and the BHE signal, and are therefore valid during T2 through T4. S3 and S4 indicate which segment register (see Instruction Set description) was used for this bus cycle in forming the address, according to the following table:

S ₄	S ₃	Characteristics
0(LOW)	0	Alternate Data (extra segment)
0	1	Stack
1(HIGH)	0	Code or None
1	1	Data

S5 is a reflection of the PSW interrupt enable bit. S6 = 0 and S7 is a spare status bit.

I/O Addressing

8086 I/O operations can address up to a maximum of 64K I/O byte registers or 32K I/O word registers. The I/O address appears in the same format as the memory address on bus lines A₁₅-A₀. The address lines A₁₉-A₁₆ are zero in I/O operations. I/O instructions which use register DX as a pointer have full address capability. Direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space. I/O ports are addressed in the same manner as memory locations.






Figure 3. Basic System Timing

EXTERNAL INTERFACE

Processor Reset and Initialization

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 8086 RESET is required to be HIGH for greater than 4 CLK cycles. The 8086 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 10 CLK cycles. After this interval the 8086 operates normally beginning with the instruction in absolute location FFFF0H (see Figure 1b). The details of this operation are explained in the Instruction Set description of the MCS-86 Family User's Manual. The RESET input is internally synchronized to the processor clock. At initialization the HIGH-to-LOW transition of RESET must occur no sooner than 50μs after power-up, to allow complete initialization of the 8086.

NMI may not be asserted prior to the 2nd CLK cycle following the end of RESET.

Interrupt Operations

Interrupt operations fall into two classes: software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are described in the Instruction Set description. Hardware interrupts are either non-maskable or maskable.

Interrupts transfer control to a new program location. A 256-element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 1b), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type." An interrupting device supplies an 8-bit type number during the interrupt acknowledge sequence, which is used to "vector" through the appropriate element to the new interrupt service program location.

Non-Maskable Interrupt (NMI)

The processor provides a single non-maskable interrupt pin (NMI) which has higher priority than the maskable interrupt request pin (INTR). A typical use would be to activate a power

failure routine. The NMI is edge-triggered on a LOW-to-HIGH transition. The activation of this pin causes a type 2 interrupt. (See Instruction Set description.)

NMI is required to have a duration in the HIGH state of greater than two CLK cycles, but is not required to be synchronized to the clock. Any high-going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves of a block-type instruction. Worst case response to NMI would be to multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

Maskable Interrupt (INTR)

The 86/10 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable FLAG status bit. The interrupt request signal is level-triggered. It is interrully synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block-type instruction. During the interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single-step), although the FLAGS register, which is automatically pushed onto the stack, reflects the state of the processor prior to the Interrupt. Until the old FLAGS register is restored, the enable bit will be zero unless specifically set by an instruction.

During the response sequence (Figure 4), the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 8086 emits the LOCK signal from T₂ of the first bus cycle until T₂ of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (e.g., 8259A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The INTERRUPT RETURN instruction includes a FLAGS pop, which returns the status of the original interrupt enable bit when it restores the FLAGS.

HALT

When a software "HALT" instruction is executed, the processor indicates that it is entering the "HALT" state in one of two ways depending upon which mode is strapped. In minimum mode, the processor issues one ALE with no qualfying bus control signals. In Maximum Mode, the processor issues appropiate HALT status on $\overline{S}_2\overline{S}_1\overline{S}_0$, and the 8288 bus controller issues one ALE. The 8086 will not leave the "HALT" state when a local bus "hold" is entered while in "HALT." In this case, the processor reissues the HALT indicator. An interrupt request or RESET will force the 8086 out of the "HALT" state.

Read/Modify/Write (Semaphore) Operation Via

The LOCK status information is provided by the processor when directly consecutive bus cycles are required during the execution of an instruction. This provides the processor with the capability of performing read/modify/write operations on memory (via the Exchange Register With Memory Instruction, for example) without the possibility of another system bus

master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (forced LOW) in the clock cycle following the one in which the software "LOCK" prefix instruction is decoded by the EU. It is deactivated at the end of the last bus cycle of the instruction following the "LOCK" prefix instruction. While LOCK is active, a request on a RQ/GT pin will be recorded and then honored at the end of the LOCK.

External Synchronization Via Test

As an alternative to the interrupts and general I/O capabilities, the 8086 provides a single software-testable input known as the TEST signal. At any time, the program may execute a WAIT instruction. If at that time the TEST signal is inactive (HIGH), program execution becomes suspended while the processor waits for TEST to become active. It must remain active for at least 5 CLK cycles. The WAIT instruction is reexecuted repeatedly until that time. This activity does not consume bus cycles. The processor remains in an idle state while waiting. All 8086 drivers go to three-state OFF if bus "HOLD" is entered. If interrupts are enabled, they may occur while the processor is waiting. When this occurs, the processor fetches the WAIT instruction one extra time, processes the interrupt, and then re-fetches and re-executes the WAIT instruction upon returning from the interrupt.

Basic System Timing

Typical system configurations for the processor operating in minimum mode and in maximum mode are shown in Figures 2a and 2b, respectively. In minimum mode, the processor emits bus control signals in a manner similar to the 8085. In maximum mode, the processor emits coded status information which the 8288 bus controller uses to generate MULTIBUS compatible bus control signals. Figure 3 illustrates the signal timing relationships.

System Timing - Minimum System

The read cycle begins in T1 with the assertion of the Address Latch Enable (ALE) signal. The trailing (low-going) edge of this signal is used to latch the address information, which is valid on the local bus at this time, into the 8282/8283 latch. The BHE and An signals address the low, high, or both bytes. From T₁ to T₄, the M/IO signal indicates a memory or I/O operation. At T2 the address is removed from the local bus and the bus goes to a high impedance state. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again 3-state its bus drivers. If a transceiver (8286/8287) is required to buffer the 8086 local bus, signals DT/R and DEN are provided by the 8086.

A write cycle also begins with the assertion of ALE and the emission of the address. The M/ $|\bar{O}$ signal is again asserted to indicate a memory or I/O write operation. In the T₂ immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until the middle of T₄. During T₂, T₃, and T_W, the processor asserts the write control signal. The write $\overline{(WR)}$ signal becomes active at the beginning of T₂ as opposed to the read which is delayed somewhat into T₂ to provide time for the bus to float.

The \overline{BHE} and A_0 signals are used to select the proper byte(s) of the memory/IO word to be read or written according to the following table.



BHE	A ₀	Characteristics
0	0	Whole word
0	1	Upper byte from/to odd address
1	0	Lower byte from/to even address
1	1	None

I/O ports are addressed in the same manner as memory location. Even addressed bytes are transferred on the D_7 – D_0 bus lines and odd addressed bytes on D_{15} – D_8 .


The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge signal (INTA) is asserted in place of the read (RD) signal and the address bus is floated. (See Figure 6.) In the second of two successive INTA cycles, a byte of information is read from bus lines $D_7\!-\!D_0$ as supplied by the interrupt system logic (i.e., 8259A Priority Interrupt Controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into a interrupt vector lookup table, as described earlier.

Bus Timing - Medium Size Systems

For medium size systems, the MN/ $\overline{\text{MX}}$ pin is connected to Vss, and the 8288 Bus Controller is added to the system as well as

an 8282/8283 latch for latching the system address and a 8286/8287 transceiver to allow for bus loading greater than the 8086 is capable of handling. Signals ALE, DEN, and DT/R are generated by the 8288 instead of the processor in this configuration, although their timing remains relatively the same. The 8086 status (\$\overline{S}_2\$, \$\overline{S}_1\$, and \$\overline{S}_0\$) provide type-of-cycle information and become 8288 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 8288 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data isn't valid at the leading edge of write. The 8286/8287 transceiver receives the usual T and OE inputs from the 8288's DT/R and DEN.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 8259A located on either the local bus or the system bus. If the master 8259A Priority Interrupt Controller is positioned on the local bus, a TTL gate is required to disable the 8286/8287 transceiver when reading from the master 8259A during the interrupt acknowledge sequence and software "poll."



ABSOLUTE MAXIMUM RATINGS

Storage Temperature	65 to +150°C
Ambient Temperature Under	Bias 0 to 70°C
Voltage on any Pin	
	1 to +7.0 V
Power Dissipitation	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC})	5 M 1 400/
8086	
8086-1, 8086-2	5 V ± 5%
Industrial (I) Devices	
Temperature (T _A)	40 to +85°C
Supply Voltage (V _{CC})	
8086	5 V ± 10%
8086-1. 8086-2	5 V ± 5%

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating range

Parameters	Description	Test Conditions	Min	Max	Unite	
VIL	Input Low Voltage		-0.5	+ 0.8	٧	
ViH	Input High Voltage		2.0	V _{CC} + 0.5	V	
VOL	Output Low Voltage	I _{OL} = 2.5 mA		0.45	٧	
VOH	Output High Voltage	I _{OH} = -400 μA	2.4		>	
Icc	Power Supply Current	All Speeds		340	mA	
lu	Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}		±10	μА	
ILO	Output Leakage Current	0.45V ≤ V _{OUT} ≤ V _{CC}		± 10	μΑ	
V _{CL}	Clock Input Low Voltage		- 0.5	+ 0.6	V	
VcH	Clock Input High Voltage		3.9	V _{CC} + 1.0	V	
CiN	Capacitance of Input Buffer (All input except AD ₀ -AD ₁₅ , RQ/GT)	fc = 1 MHz		15	pF	
C _{iO}	Capacitance of I/O Buffer (AD ₀ -AD ₁₅ , RQ/GT)	fc = 1 MHz		15	pF	

SWITCHING CHARACTERISTICS over COMMERCIAL operating range MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

		Test	808	6	8086	-2	8086-1		13-14-
Parameters	Description	Conditions	Min	Max	Min	Max	Min	Max	Units
TCLCL	CLK Cycle Period		200	500	125	500	100	500	ns
TCLCH	CLK Low Time		118		68		53		ns
TCHCL	CLK High Time		69		44		39		ns
TCH1CH2	CLK Rise Time	From 1.0 to 3.5V		10		10		10	ns
TCL2CL1	CLK Fall Time	From 3.5 to 1.0V		10		10		10	ns
TDVCL	Data in Set-up Time		30		20		5		ПS
TCLDX	Data in Hold Time		10		10		10		ns
TR1VCL	RDY Set-up Time into 8284A (See Notes 1, 2)		35		35		35		ns
TCLR1X	RDY Hold Time into 8284A (See Notes 1, 2)		0		0		0		ns
TRYHCH	READY Set-up Time into 8086		118		68		53		ns
TCHRYX	READY Hold Time into 8086		30		20		20		ns
TRYLCL	READY Inactive to CLK (See Note 3)		-8		-8		-10		ns
THVCH	HOLD Set-up Time		35		20		20		ns
TINVCH	INTR, NMI, TEST Set-up Time (See Note 2)		30		15		15		ns
TILIH	Input Rise Time (Except CLK)	From 0.8 to 2.0 V		20		20		20	ns
TIHIL	Input Fall Time (Except CLK)	From 2.0 to 0.8 V		12	L	12		12	ns

Notes: 1. Signal at 8284A shown for reference only.

2. Set-up requirement for asynchronous signal only to guarantee recognition at next CLK.


3. Applies only to T2 state (8ns into T3).




SWITCHING CHARACTERISTICS over **COMMERCIAL** operating range (continued) TIMING RESPONSES

		Test	8086		8086-2	!	8086-1	1	
Parameters	Description	Conditions	Min	Max	Min	Max	Min	Max	Unite
TCLAV	Address Valid Delay		10	110	10	60	10	50	ns
TCLAX	Address Hold Time	1	10		10		10		ns
TCLAZ	Address Float Delay	1	TCLAX	80	TCLAX	50	10	40	ns
TLHLL	ALE Width]	TCLCH - 20		TCLCH-10		TCLCH - 10		ns
TCLLH	ALE Active Delay	1		80		50	1	40	ns
TCHLL	ALE Inactive Delay	1		85	i	55	i	45	ns
TLLAX	Address Hold Time to ALE Inactive		TCHCL - 10		TCHCL - 10		TCHCL - 10		ns
TCLDV	Data Valid Delay		10	110	10	60	10	50	ns
TCHDX	Data Hold Time	1	10		10		10		ns
TWHDX	Data Hold Time After WR	1	TCLCH - 30		TCLCH -30		TCLCH -25		ns
TCVCTV	Control Active Delay 1	1	10	110	10	70	10	50	กร
TCHCTV	Control Active Delay 2	*C _L = 20-100 pF	10	110	10	60	10	45	กร
TCVCTX	Control Inactive Delay	for all 8086 Outputs (in addition	10	110	10	70	10	50	ns
TAZRL	Address Float to READ active	to 8086 self-load). Typical C _L = 100 pF.	0		0		0		ns
TCLRL	RD Active Delay		10	165	10	100	10	70	ns
TCLRH	RD Inactive Delay		10	150	10	80	10	60	ns
TRHAV	RD Inactive to Next Address Active		TCLCL -45		TCLCL -40		TCLCL -35		ns
TCLHAV	HLDA Valid Delay]	10	160	10	100	10	60	ns
TRLRH	RD Width	1	2TCLCL - 75		2TCLCL -50		2TCLCL -40		ns
TWLWH	WR Width	1	2TCLCL - 60		2TCLCL -40		2TCLCL -35		ns
TAVAL	Address Valid to ALE Low		TCLCH - 60		TCLCH -40		TCLCH - 35		ns
TOLOH	Output Rise Time	From 0.8 to 2.0 V		20		20		20	ns
TOHOL	Output Fall Time	From 2.0 to 0.8 V		12		12		12	ns

SWITCHING TEST INPUT/OUTPUT WAVEFORM



SWITCHING TEST LOAD CIRCUIT



AC Testing inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0." Timing measurements are made at 1.5 V for both a logic "1" and "0."

C_L includes jig capacitance

SWITCHING CHARACTERISTICS over **COMMERCIAL** operating range (continued) MAX MODE SYSTEM (USING 8288 BUS CONTROLLER) TIMING REQUIREMENTS

	Description	Test	808	6	8086	-2	8086-1]
Parameters		Conditions	Min	Max	Min	Max	Min	Max	Unite
TCLCL	CLK Cycle Period		200	500	125	500	100	500	ns
TCLCH	CLK Low Time		118		68		53		ns
TCHCL	CLK High Time		69		44		39		ns
TCH1CH2	CLK Rise Time	From 1.0 to 3.5 V		10		10		10	ns
TCL2CL1	CLK Fall Time	From 3.5 to 1.0 V		10		10		10	ns
TDVCL	Data in Set-up Time		30		20		5		ns
TCLDX	Data in Hold Time		10		10		10		ns
TR1VCL	RDY Set-up Time into 8284A (See Notes 1, 2)		35		35		35		ns
TCLR1X	RDY Hold Time into 8284A (See Notes 1, 2)		0		0		0		ns
TRYHCH	READY Set-up Time into 8086		118		68		53		ns
TCHRYX	READY Hold Time into 8086		30		20		20		ns
TRYLCL	READY Inactive to CLK (See Note 4)		-8		-8		-10		ns
TINVCH	Set-up Time for Recognition (INTR, NMI, TEST (See Note 2)		30		15		15		ns
TGVCH	RQ/GT Set-up Time		30		15		12		ns
TCHGX	RQ Hold Time into 8066		40		30		20		ns
TILIH	Input Rise Time (Except CLK)	From 0.8 to 2.0 V		20		20		20	ns
TIHIL	Input Fall Time (Except CLK)	From 2.0 to 0.8 V		12		12		12	ns

Notes: 1. Signal at 8284A or 8288 shown for reference only.

^{2.} Set-up requirement for asynchronous signal only to guarantee recognition at next CLK.

Applies only to T3 and wait states.
 Applies only to T2 state (8ns into T3).



SWITCHING CHARACTERISTICS over COMMERCIAL and INDUSTRIAL ranges (continued) TIMING RESPONSES

	Description	Test	8086		8086-2		8086-1		
Parameters		Conditions	Min	Max	Min	Max	Min	Max	Units
TCLML	Command Active Delay (See Note 1)		10	35	10	35	10	35	ns
TCLMH	Command Inactive Delay (See Note 1)		10	35	10	35	10	35	ns
TRYHSH	READY Active to Status Passive (See Note 3)			110		65		45	ns
TCHSV	Status Active Delay	1	10	110	10	60	10	45	ns
TCLSH	Status Inactive Delay		10	130	10	70	10	55	ns
TCLAV	Address Valid Delay	1	10	110	10	60	10	50	ns
TCLAX	Address Hold Time	7	10		10		10		ns
TCLAZ	Address Float Delay	7	TCLAX	80	TCLAX	50	10	40	ns
TSVLH	Status Valid to ALE High (See Note 1)			15		15		15	ns
TSVMCH	Status Valid to MCE High (See Note 1)			15		15		15	ns
TCLLH	CLK Low to ALE Valid (See Note 1)]		15		15		15	ns
TCLMCH	CLK Low to MCE High (See Note 1)			15		15		15	ns
TCHLL	ALE Inactive Delay (See Note 1)	C _L = 20-100 pF for all 8086		15		15		15	пѕ
TCLMCL	MCE Inactive Delay (See Note 1)	Outputs (In addition to 8086 self-load)		15		15		15	ns
TCLDV	Data Valid Delay	7	10	110	10	60	10	50	ns
TCHDX	Data Hold Time	1	10		10		10		ns
TCVNV	Control Active Delay (See Note 1)	1	5	45	5	45	5	45	ns
TCVNX	Control Inactive Delay (See Note 1)		10	45	10	45	10	45	ns
TAZRL	Address Float to Read Active	1	0		0		0		ns
TCLRL	RD Active Delay	1	10	165	10	100	10	70	ns
TCLRH	RD Inactive Delay	1	10	150	10	80	10	60	ns
TRHAV	RD Inactive to Next Address Active	1	TCLCL ~45		TCLCL -40		TCLCL - 35		ns
TCHDTL	Direction Control Active Delay (See Note 1)	1		50		50		50	ns
TCHDTH	Direction Control Inactive Delay (See Note 1)]		30		30		30	ns
TCLGL	GT Active Delay	7	0	85	0	50	0	38	ns
TCLGH	GT Inactive Delay	1	0	85	0	50	Ö	45	ns
TRLRH	RD Width	7	2TCLCL - 75		2TCLCL - 50		2TCLCL - 40		ns
TOLOH	Output Rise Time	From 0.8 to 2.0 V		20		20		20	กร
TOHOL	Output Fall Time	From 2.0 to 0.8 V	 	12		12		12	ns

Notes: 1. Signal at 8284A or 8288 shown for reference only.

^{2.} Set-up requirement for asynchronous signal only to guarantee recognition at next CLK.

^{3.} Applies only to T3 and wait states.

^{4.} Applies only to T2 state (8ns into T3).

ABSOLUTE MAXIMUM RATINGS

Storage Temperature-65 to +150°C Ambient Temperature Under Bias 0 to 70°C Voltage on any Pin with Respect to Ground-1 to +7.0 V Power Dissipitation2.5 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Military (M) Devices	
Temperature (T _C)	-55 to +125°C
Supply Voltage (V _{CC})	5 V ±10%

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over MILITARY operating range (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
VIL †	Input LOW Voltage	V _{CC} = Min. & Max.	-0.5*	+ 0.8	٧
VIH †	Input HIGH Voltage	V _{CC} = Min. & Max.	2.0	V _{CC} + 0.5*	٧
VOL	Output LOW Voltage	IOL = 2.0 mA, VCC = Min.		0.45	٧
VOH	Output HIGH Voltage	I _{OH} =400 μA, V _{CC} = Min.	2.4		٧
loc	Power Supply Current (Note 1)	T _C = 25°C, V _{CC} = Max.		340	mA
I _{LI}	Input Leakage Current	V _{CC} = Max., V _{IN} = 5.5 V & 0 V	-10	10	μΑ
Lo tt	Output Leakage Current	V _{CC} = Max., V _{OUT} = 5.5 V & 0.45 V	-10	10	μА
VCL †	Clock input LOW Voltage	V _{CC} = Min. & Max.	-0.5*	+ 0.6	٧
Vch †	Clock Input HIGH Voltage	V _{CC} = Min. & Max.	3.9	V _{CC} + 1.0*	V
C _{IN} †††	Capacitance of Input Buffer (All Input Except AD0-AD15, RQ/QT)	fc = 1 MHz		20*	ρF
Cio ttt	Capacitance of I/O Buffer (AD ₀ -AD ₁₅ , RQ/GT)	fc = 1 MHz		20*	рF

Notes: 1. I_{CC} is measured while running a functional pattern with spec value I_{OL}/I_{OH} loads applied.

^{*} Guaranteed by design; not tested. † Group A, Subgroups 7 and 8 only are tested. †† Group A, Subgroups 1 and 2 only are tested. ††† Not included in Group A tests.



SWITCHING CHARACTERISTICS over MILITARY operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

Da	Parameter Description	Test	8086		8086-2		İ
Parameter Symbol		(Note 6)	Min.	Max.	Min.	Max.	Unit
TCLCL	CLK Cycle Period (Note 11)		200	500	125	500	ns
TCLCH	CLK LOW Time		118	1	68		ns
TCHCL	CLK HIGH Time		69		44		ns
TCH1CH2	CLK Rise Time (Note 5)	From 1.0 to 3.5 V		10		10	ns
TCL2CL1	CLK Fall Time (Note 5)	From 3.5 to 1.0 V		10		10	ns
TDVCL	Data in Setup Time		30		20	1	ns
TCLDX	Data in Hold Time		10		10	1	ns
TR1VCL	RDY Setup Time into 8284A (Notes 1 & 2)		35		35	Ĭ .	ns
TCLR1X	RDY Hold Time into 8284A (Notes 1 & 2)		0		0		ns
TRYHCH	READY Setup Time into 8086		118		68	1	ns
TCHRYX	READY Hold Time into 8086		30		20	1	ns
TRYLCL	READY Inactive to CLK (Note 4)		-8		-8		ns
THVCH	HOLD Setup Time		35		20		ns
TINVCH	INTR, NMI, TEST Setup Time (Note 2)		30		15		ns
TILIH	Input Rise Time (Except CLK) (Note 5)	From 0.8 to 2.0 V		2 0		20	ns
TIHIL	Input Fall Time (Except CLK) (Note 5)	From 2.0 to 0.8 V		12		12	ns

Notes: 1. Signal at 8284A and 8288 shown for reference only.

1. Signal at 8284A and 8288 shown for reference only.
2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
3. Applies only to T3 and wait states.
4. Applies only to T2 state (8 ns into T3).
5. Not tested; these specs are controlled by the Teradyne J941 tester.
6. V_{CC} = 4.5 V, 5.5 V V_{IH} = 2.4 V V_{IL} = .45 V V_{IH} = 4.3 V V_{IH} = 4.5 V V_{IH} = 1.6 V V_{IL} = .45 V V_{IH} = 1.6 V V_{IL} = .45 V V_{IH} = 1.6 V V_{IL} = 1.4 V V_{IL} = 1.6 V V_{IL} = 1.7 V_{IL} = 0 V V_{IL} = 1 V_{IL} = 0 V V_{IL} = 5 V

8086

SWITCHING CHARACTERISTICS over MILITARY operating range (continued) TIMING RESPONSES

		Test	80	86	8086-2		1
Parameter Symbol	Parameter Description	Conditions (Note 6)	Min.	Max.	Min.	Max.	Unit
TCLAV	Address Valid Delay		10	110	10	60	пѕ
TCLAX	Address Hold Time (Notes 7 & 8)		10		10		ns
TCLAZ	Address Float Delay (Note 8)		10	80	10	50	ns
TLHLL	ALE Width (Note 10)		98		58		ns
TCLLH	ALE Active Delay (Note 8)			80		50	ns
TCHLL	ALE Inactive Delay (Note 8)			85		55	ns
TLLAX	Address Hold Time to ALE Inactive (Note 7)		59		34		ns
TCLDV	Data Valid Delay (Note 8)		10	110	10	60	ns
TCHDX	Data Hold Time (Note 10)		10		10		ns
TWHDX	Data Hold Time After WR (Note 9)		88		38		ns
TCVCTV	Control Active Delay 1 (Note 8)		10	110	10	70	ns
TCHCTV	Control Active Delay 2 (Note 8)	C _L = 100 pF	10	110	10	60	ns
TCVCTX	Control Inactive Delay (Note 8)	for all 8086 Outputs (in addition	10	110	10	70	ns
TAZRL	Address Float to READ Active (Note 9)	to 8086 internal loads)	0		0		ns
TCLRL	RD Active Delay (Note 8)]	10	165	10	100	ns
TCLRH	RD Inactive Delay (Note 8)		10	150	10	80	ns
TRHAV	RD Inactive to Next Address Active (Note 10)		155		85		ns
TCLHAV	HLDA Valid Delay (Note 8)		10	160	10	100	ns
TRLRH	RD Width (Note 10)		325		200		ns
TWLWH	WR Width (Note 10)		340		210		ns
TAVAL	Address Valid to ALE LOW (Note 9)		58		28	<u> </u>	ns
TOLOH	Output Rise Time (Note 9)	From 0.8 to 2.0 V		20		20	ns
TOHOL	Output Fail Time (Note 9)	From 2.0 to 0.8 V		12		12	ns

- Notes:

 1. Signal at 8284A and 8288 shown for reference only.

 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

 3. Applies only to T3 and wait states.

 4. Applies only to T2 state (8 ns into T3).

 5. Not tested; these specs are controlled by the Teradyne J941 tester.

 6. VcC = 4.5 V, 5.5 V VIH = 2.4 V VILC = 4.3 V VILC = 2.5 V VIHC = 4.3 V VILC = 2.5 V VOH = 1.6 V V VILC = 2.5 V VIHC = 4.5 V VILC = 5.5 V VILC = 4.5 V VILC = 4.5 V VILC = 5.5 V VILC = 4.5 V VILC = 5.5 V VILC = 5.5 V VILC = 4.5 V VILC = 4.5 V VILC = 5.5 V VILC = 5.5 V VILC = 5.5 V VILC = 5.5 V VILC = 4.5 V VILC = 5.5 V



SWITCHING CHARACTERISTICS over MILITARY operating range (continued)

MAX MODE SYSTEM (USING 8288 BUS CONTROLLER) TIMING REQUIREMENTS

Parameter	Parameter	Test Conditions	8086		8086-2		
Symbol	Description	(Note 6)	Min.	Max.	Min.	Max.	Unit
TCLCL	CLK Cycle Period (Note 11)		200	500	125	500	ns
TCLCH	CLK LOW Time		118		68	†	ns
TCHCL	CLK HIGH Time		69		44		ns
TCH1CH2	CLK Rise Time (Note 5)	From 1.0 to 3.5 V		10		10	ns
TCL2CL1	CLK Fall Time (Note 5)	From 3.5 to 1.0 V		10		10	ns
TDVCL	Data in Setup Time		30		20		ns
TCLDX	Data in Hold Time		10		10		ns
TR1VCL	RDY Setup Time into 8284A (Notes 1 & 2)		35		35		ns
TCLR1X	RDY Hold Time into 8284A (Notes 1 & 2)		0		0		ns
TRYHCH	READY Setup Time into 8086		118		68		ns
TCHRYX	READY Hold Time into 8086		30		20		ns
TRYLCL	READY Inactive to CLK (Note 4)		-8		-8		ns
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (Note 2)		30		15		ns
TGVCH	RQ/GT Setup Time	-	30		15		ns
TCHGX	RQ Hold Time into 8066		40		30		ns
TILIH	Input Rise Time (Except CLK) (Note 5)	From 0.8 to 2.0 V		20		20	ns
TIHIL	Input Fall Time (Except CLK) (Note 5)	From 2.0 to 0.8 V		12		12	ns

Notes:

1. Signal at 8284A and 8288 shown for reference only.

2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

3. Applies only to T3 and wait states.

4. Applies only to T2 state (8 ns into T3).

5. Not tested; these specs are controlled by the Teradyne J941 tester.

6. V_{CC} = 4.5 V, 5.5 V V_{IH} = 2.4 V
V_{IL} = .45 V
V_{IL} = .45 V
V_{IL} = .45 V
V_{IL} = .45 V
V_{IL} = .16 V
V_{IL} = .25 V
V_{IH} = 1.6 V
V_{IL} = .25 V
V_I = .1.4 V
T. Minimum spec tested at V_I C Min. (6.5 V) only.

8. Maximum spec tested at V_I C Min. (4.5 V) only.

10. Tested at V_I C Min. (4.5 V) only.


11. Test conditions for TCLCL Max. are:
V_I = 0 V
V_{IL} = 0 V
V_{IH} = 4 V
V_{IL} = 0 V
V_{IH} = 5 V


SWITCHING CHARACTERISTICS over MILITARY operating range (continued) TIMING RESPONSES

		Test Conditions	80	186	808	B6-2	
Parameter Symbol	Parameter Description	(Note 6)	Min.	Max.	Min.	Max.	Unit
TCLML	Command Active Delay (Note 1)		10	35	10	35	ns
TCLMH	Command Inactive Delay (Note 1)		10	35	10	35	ns
TRYHSH	READY Active to Status Passive (Note 3)			110		65	ns
TCHSV	Status Active Delay (Notes 7 & 8)		10	110	10	60	ns
TCLSH	Status Inactive Delay		10	130	10	70	ns
TCLAV	Address Valid Delay		10	110	10	60	ns
TCLAX	Address Hold Time		10		10		ns
TCLAZ	Address Float Delay		10	80	10	50	ns
TSVLH	Status Valid to ALE HIGH (Note 1)			15		15	กร
TSVMCH	Status Valid to MCE HIGH (Note 1)			15		15	ns
TCLLH	CLK LOW to ALE Valid (Note 1)			15		15	ns
TCLMCH	CLK LOW to MCE HIGH (Note 1)			15		15	ns
TCHLL	ALE Inactive Delay (Note 1)	C _L = 100 pF for all 8086		15		15	ns
TCLMCL	MCE Inactive Delay (Note 1)	Outputs (In addition to 8086 internal loads)		15		15	ns
TCLDV	Data Valid Delay		10	110	10	60	ns
TCHDX	Data Hold Time		10		10		ns
TCVNV	Control Active Delay (Note 1)		5	45	5	45	nş
TCVNX	Control Inactive Delay (Note 1)		10	45	10	45	ns
TAZRL	Address Float to Read Active		0		0		ns
TCLRL	RD Active Delay	1	10	165	10	100	ns
TCLRH	RD Inactive Delay]	10	150	10	80	ns
TRHAV	RD Inactive to Next Address Active	1	155	Ī	85		ns
TCHDTL	Direction Control Active Delay (Note 1)			50		50	ns
TCHDTH	Direction Control Inactive Delay (Note 1)	1		30		30	ns
TCLGL	GT Active Delay (Note 8)		0	85	0	50	ns
TCLGH	GT Inactive Delay (Note 8)		0	85	0	50	ns
TRLRH	RD Width	1	325		200		ns
TOLOH	Output Rise Time	From 0.8 to 2.0 V		20		20	ns
TOHOL	Output Fall Time	From 2.0 to 0.8 V		12		12	ns

Notes: 1. Signal at 8284A and 8268 shown for reference only.
2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
3. Applies only to T3 and wait states.
4. Applies only to T2 state (8 ns into T3).
5. Not tested; these specs are controlled by the Teradyne J941 tester.
6. VCC = 4.5 V, 5.5 V V_{IH} = 2.4 V V_{IL} = .45 V V_{IHC} = 4.3 V V_{ILC} = .25 V V_{OH} = 1.6 V V_{OL} = 1.4 V
7. Minimum spec tested at V_{CC} Max. (5.5 V) only.
8. Maximum spec tested at V_{CC} Min. (4.5 V) only.
9. Tested at V_{CC} Min. (4.5 V) only.
10. Tested at V_{CC} Min. (4.5 V) only.
11. Test conditions for TCLCL Max. are:
VCC = 4.5 V V_{IH} = 4 V V_{IH} = 4 V V_{IL} = 0 V V_{IH} = 5 V









- Notes: 1. All signals switch between $V_{\mbox{OH}}$ and $V_{\mbox{OL}}$ unless otherwise specified.
 - RDY is sampled near the end of T₂, T₃, T_W to determine if T_W machines states are to be inserted.
 - Two INTA cycles run back-to-back. The 8086 LOCAL ADDR/DATA BUS is floating during both INTA cycles. Control signals are shown for second INTA cycle.
 - 4. Signals at 8284A are shown for reference only.
 - 5. All timing measurements are made at 1.5 V unless otherwise noted.








- Notes: 1. All signals switch between VOH and VOL unless otherwise specified.
 - 2. RDY is sampled near the end of T2, T3, Tw to determine if Tw machines states are to be
 - 3. Cascade address is valid between first and second INTA cycle.
 - 4. Two INTA cycles run back-to-back. The 8086 LOCAL ADDR/DATA BUS is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
 - 5. Signals at 8284A or 8288 are shown for reference only.
 - 6. The issuance of the 8288 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 8288 CEN.
 - 7. All timing measurements are made at 1.5 V unless otherwise noted.
 - 8. Status inactive in state just prior to T4.






ASYNCHRONOUS SIGNAL RECOGNITION




Note: Set-up Requirements for Asynchronous signals only to guarantee recognition at next CLK.


BUS LOCK SIGNAL TIMING



RESET TIMING




REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)



Note: The Coprocessor may not drive the buses outside the region shown without risking contention.

HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)



8086/8088 INSTRUCTION SET SUMMARY

DATA TRANSFER

Segment register

POPF = Pop flags

76543210 76543210 76543210 76543210 MOV = Move mod reg r/m

100010dw Register/memory to /from register

data if w = 1 mod 0 0 0 r/m data 1100011w Immediate to register/memory

data if w = 1 data 1 0 1 1 w reg Immediate to register addr-high addr-low 1010000w Memory to accumulator 1010001w addr-low addr-high Accumulator to memory

mod 0 reg r/m 10001110 Register/memory to segment register

mod 0 reg r/m 10001100 Segment register to register/memory

PUSH = Push: 1111111 mod 1 1 0 r/m Register/memory

0 1 0 1 0 reg Register 0 0 0 reg 1 1 0 Segment register

POP = Pop: 10001111 mod 0 0 0 r/m

Register/memory 0 1 0 1 1 reg Register 0 0 0 reg 1 1 1

XCHG = Exchange:

1000011w mod reg r/m Register/memory with register 1 0 0 1 0 reg Register with accumulator

IN = Input from:

1110010w port Fixed port 1110110w Variable port

OUT - Ouput to: 1110011w port Fixed port

1110111 w Variable port 11010111 XLAT - Transtate byte to AL

10001101 mod reg r/m LEA = Load EA to register 11000101 mod reg r/m LDS = Load pointer to DS

11000100 mod reg r/m LES = Load pointer to ES

LANF - Load AH with flags 10011111 10011110 SANF = Store AH into flags 10011100 PUSHF = Push flags

10011101

8086

1-29



INSTRUCTION SET SUMMARY (continued)

ARITHMETIC

ADD = Add

76543210 76543210 76543210 76543210

0 0 0 0 0 0 d w mod reg r/m

1 0 0 0 0 0 s w mod 0 0 0 r/m data data if s:w = 01

data if w = 1

data

data if s:w = 01

data

Immediate to register / memory
Immediate to accumulator

Reg/memory with register to either

ADC = Add with carry:

Reg/memory with register to either 0 0 0 1 0 0 d w mod reg r/m

Immediate to register/memory 1 0 0 0 0 0 s w mod 0 1 0 r/m

immediate to accumulator 0 0 0 1 0 1 0 w data data if w = 1

0000010w

INC = Increment:

Register/memory 1 1 1 1 1 1 1 w mod 0 0 0 r/m

Register 0 1 0 0 0 reg

 AAA - ASCII adjust for add
 0 0 1 1 0 1 1 1

 DAA = Decimal adjust for add
 0 0 1 0 0 1 1 1

SUB = Subtract:

Reg/memory and register to either 0 0 1 0 1 0 d w mod reg r/m

Immediate from register/memory 1 0 0 0 0 0 s w mod 1 0 1 r/m data data if s:w = 01

Immediate from accumulator 0 0 1 0 1 1 0 w data data if w = 1

SBB = Subtract with borrow:

Reg/memory and register to either 0 0 0 1 1 0 d w mod reg r/m

Immediate from register/memory 1 0 0 0 0 0 s w mod 0 1 1 r/m data data if s:w = 01

immediate from accumulator 0 0 0 1 1 1 0 w data data if w = 1

DEC = Decrement:

Register/memory 1 1 1 1 1 1 w mod 0 0 1 r/m

Register 0 1 0 0 1 reg

CMP = Compare:

Immediate with register/memory 1 0 0 0 0 0 s w mod 1 1 1 r/m data data if s:w = 01

Immediate with accumulator 0 0 1 1 1 1 0 w data data if w = 1

AAS ASCII adjust for subtract 0 0 1 1 1 1 1 1

DAS Decimal adjust for subtract 0 0 1 0 1 1 1 1

 IMUL Integer multiply (signed):
 1 1 1 1 0 1 1 w mod 1 0 1 r/m

 AAM ASCII adjust for multiply
 1 1 0 1 0 1 0 0 0 0 0 1 0 1 0

1-30 8086

INSTRUCTION SET SUMMARY (continued) LOGIC 76543210 76543210 76543210 76543210 1111011w mod 0 1 0 r/m NOT Invert 110100vw mod 1 0 0 r/m SHL/SAL Shift logical/arithmetic left mod 1 0 1 r/m 110100vw SHR Shift logical right SAR Shift arithmetic right 110100vw mod 1 1 1 r/m mod 0 0 0 r/m 110100vw **ROL** Rotate left 110100vw mod 0 0 1 r/m ROR Rotate right 110100vw mod 0 1 0 r/m RCL Rotate through carry flag left mod 0 1 1 r/m 110100vw RCR Rotate through carry right AND = And: 001000dw mod reg r/m Reg/memory and register to either 1000000w mod 1 0 0 r/m data data if w = 1 Immediate to register/memory data if w = 1 0010010w data Immediate to accumulator TEST = And function to flags, no result: 1000010w mod reg r/m Register/memory and register data data if w = 1 mod 0 0 0 r/m Immediate data and register/memory 1111011w 1010100w data data if w = 1 Immediate data and accumulator OR = Or: 000010dw mod reg r/m Reg/memory and register to either data if w = 1 data 1000000w mod 0 0 1 r/m Immediate to register/memory data if w = 1 data Immediate to accumulator 0000110w XOR = Exclusive or: 001100dw mod reg r/m Reg/memory and register to either data data if w = 1 mod 1 1 0 r/m 1000000w Immediate to register/memory data if w = 1 0011010w data Immediate to accumulator STRING MANIPULATION: 1111001z REP - Repeat 1010010w MOVS - Move byte/word 1010011w CMPS = Compare byte/word 1010111 w SCAS = Scan byte/word 1010110w LODS - Load byte/wd to AL/AX STOS = Stor byte/wd from AL/A 1010101w

8086



INSTRUCTION SET SUMMARY (continued)

CONTROL TRANSFER

CALL = Call

Direct within segment

indirect within seament

Direct intersegment

Indirect intersegment

76543210 76543210 76543210

11101000 disp-low disp-high

1111111 mod 0 1 0 r/m

10011010 offset-low offset-high seg-low seg-high

11111111 mod 0 1 1 r/m

JMP = Unconditional jump:

Direct within segment

Direct within segment-short

Indirect within segment

Direct intersegment

Indirect intersegment

11101001 disp-low disp-high 11101011 disp

1111111 mod 1 0 0 r/m

11101010 offset-low offset-high seg-low

seg-high

data-high

1111111 mod 1 0 1 r/m

RET = Return from CALL:

Within segment

Within seg adding immed to SP

Interseament

Intersegment adding immediate to SP

JE/JZ = Jump on equal/zero

JL/JNGE = Jump on less/not greater or equal

JLE/JNG = Jump on less or equal/not greater

JB/JNAE = Jump on below/not above or equal

JBE/JNA = Jump on below or equal/not above

JP/JPE = Jump on parity/parity even

JO = Jump on overflow

JS = Jump on sign

JNE/JNZ = Jump on not equal/not zero

JNL/JGE = Jump on not less/greater or equal

JNLE/JG = Jump on not less or equal/greater

JNB/JAE = Jump on not below/above or equal

JNBE/JA = Jump on not below or equal/above JNP/JPO = Jump on not par/par odd

JNO - Jump on not overflow

JNS = Jump on not sign

LOOP - Loop CX times

LOCPZ/LOOPE = Loop while zero/equal

LOOPNZ/LOOPNE - Loop while not zero/equal

JCXZ - Jump on CX zero

11000011

11000010 data-low data-high

data-low

disp

11001011 11001010

01111110

01110100 disp

01111100 disp

01110010 disp

01110110 disp 01111010 disp

01110000 disp 01111000

01110101 disp

01111101 disp 01111111 disp

01110011 disp

01110111 disp 01111011 disp

01110001 disp

01111001 disp

11100010 disp 11100001 disp

11100000 disp 11100011

INSTRUCTION SET SUMMARY (continued)

CONTROL TRANSFER (Cont'd.)

INT = Interrupt
Type specified
Type 3

76543210 76543210 76543210 76543210 11001100

INTO = Interrupt on overflow

IRET = Interrupt return

11001110

11111000

PROCESSOR CONTROL

CLC = Clear carry

CMC = Complement carry

STC = Set carry

CLD = Clear direction

STD = Set direction

CLI = Clear interrupt

11110000

STI = Set interrupt

HLT = Halt

WAIT = Wait

ESC = Processor Extension Escape

LOCK = Bus lock prefix

Footnotes:

AL = 8-bit accumulator
AX = 16-bit accumulator
CX = Count register
DS = Data segment
ES = Extra segment
Above/below refers to unsigned value.
Greater = more positive.
Less = less positive (more negative) signed values
if d = 1 then "to" reg; if d = 0 then "from" reg
w = 1 then word instruction; if w = 0 then byte instruction
if mod = 11 then r/m is treated as a REG field
if mod = 00 then DISP = 0, disp-low and disp-high are absent
if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is

absent if mod = 10 then DISP = disp-high: disp-low if r/m = 000 then EA = (BX) + (SI) + DISP if r/m = 001 then EA = (BX) + (DI) + DISP if r/m = 001 then EA = (BP) + (SI) + DISP if r/m = 010 then EA = (BP) + (SI) + DISP if r/m = 100 then EA = (SI) + DISP if r/m = 101 then EA = (SI) + DISP if r/m = 101 then EA = (BP) + DISP if r/m = 101 then EA = (BP) + DISP if r/m = 111 then EA = (BY) + DISP

DISP follows 2nd byte of instruction (before data if required)
*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

if s:w = 01 then 16 bits of immediate data form the operand.
if s:w = 11 then an immediate data byte is sign extended to form the
16-bit operand.

if v = 0 then "count" = 1; if v = 1 then "count" in (CL)

z is used for string primitives for comparison with ZF Flag.

SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	

Instructions which reference the flag register files as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS = X:X:X:X:(OF):(DF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.