

Preparation

KEK IPNS E-sys Ryotaro Honda, Yun-Tsung Lai



Preparation



In this exercise, we will actually see how the signal running in FPGA. We use these two debugging tools:

VIO

- IP to implement virtual IO to FPGA.
- Extended IO for interactive debugging.
- Add virtual push-buttons, DIPs, and virtual LEDs.

ILA (Integrated Logic Analyzer)

- Logic analyzer IP to check signals inside FPGA.
- The trigger conditions for data capture can be flexibly changed, and the signal waveform around the trigger's moment can be seen.

Considering the time of the exercise, no simulation will be performed. Validation with simulation is important. Utilize simulation in realistic design.



VIO



VIO's component diagram



- Max 256 input output blocks.
- (From IP catalog: up to 64)
- Probe data width: 1-256-bit。
- Synchronized to the clock.

Control and monitor of the VIO is done by the hardware manager via JTAG.




ILA (Integrated Logic Analyzer)



- FPGA embeddable logic analyzer.
- Transition of the digital signal can be observed just like a real Logic analyzer.
- Conditions for data capture (trigger) can be set.
 - Complicated condition is also fine.

Also possible to generate ILA from the IP catalog, but this time, it will be instantiated by specifying the attribute in the source. Just like VIO, operation is done with the hardware manager.


An example of waveform displayed by ILA









Implement the circuit below:
















- After HDL is written, directly generate the bit stream.
 - At the synthesis result, you will notice that something called "dbg_hub" is embedded without permission.
 - VIO and ILA communicate with external side via this hub.
- Start Hardware manager, and write both .bit file and .ltx file to FPGA.
 - .ltx file has the embedded debugging tool's information.
 - If you forget it, you cannot access it with the hardware manager.





Such display should be shown.


Select the VIO probes to display.




hw_vio_1					
Q ¥ \$ +	-				
Name	Value	Activity	Direct	VIO	
> 🗓 p_0_in[7:0]	[H] 05 ·	It is sometimes difficult to	Output	hw_vio_1	
∨ ¼ p_1_in[7:0]	[H] 22 ·	do in the cases where	Output	hw_vio_1	
_「 p_1_in[7]	0	values can be changed by	Output	hw_vio_1	
	0	text.	Output	hw_vio_1	
_ p_1_in[5]	1		Output	hw_vio_1	
p_1_in[4]	0	Can use it as a button to	Output	hw_vio_1	
_ p_1_in[3]	0	change the mode.	Output	hw_vio_1	
p_1_in[2]	0		Output	hw_vio_1	
_ p_1_in[1]	1		Output	hw_vio_1	
	0		Output	hw_vio_1	
√	[H] 27		Input	hw_vio_1	
	0		Input	hw_vio_1	
∫ sig_vio_in[6]	0		Input	hw_vio_1	
	•		Input	hw_vio_1	
∫ sig_vio_in[4]	0	For the input, it can be	Input	hw_vio_1	
	0	visually see it with the LED	Input	hw_vio_1	
∫ sig_vio_in[2]	•	mode.	Input	hw_vio_1	
∫ sig_vio_in[1]	•		Input	hw_vio_1	
∫ sig_vio_in[0]	•		Input	hw_vio_1	














Implement the circuit below:







In the HLD code, use Vivado's function to route to the ILA by specifying attributes

Verilog

Declare a signal with mark_debug

```
(* mark_debug = "true" *) reg [7:0]counter;
```

```
always@(posedge clk_sys) begin
   if(rst_sys) begin
      counter[7:0] <= 8'd0;
   end else begin
      counter[7:0] <= counter[7:0] + 8'd1;
   end
end</pre>
```

VHDL

Specify attributes in the declaration part (before begin)


```
signal reg_xor : std_logic_vector(7 downto 0);
-- debug
attribute mark_debug : string;
attribute mark_debug of reg_xor : signal is "true";
```

The place where the actual assignment to reg_xor is written (do not write anything here)






Just do synthesis as it is, the debug core is embedded in the synthesized design.





- XDC has been updated, but the constraints are read after the synthesis is done. Therefore, we can move on to Place & Route.
- Also, launch the hardware manager, and write both the .bit and .ltx files to the FPGA.





Electronics System Group

Start capture

