

IOSERDES

KEK IPNS E-sys Ryotaro Honda, Yun-Tsung Lai





ILOGIC (resource) De-serializer, ISERDES (Primitive)

 Convert 1-bit signal line into multiple-bit data (Data In)

Physical layer


- determine the physical properties of IO
 - Termination resistor (input)
 - Input common mode voltage
 - Output voltage
 - etc...

Single data rate (SDR)

 Use only rising (or only falling) clock edges

Double data rate (DDR)

Use both edges of the clock



When the logical layer is not used, the signal line is directly connected from the IOB to the fabric.

ODELAY exsits only in HP bank.


OLOGIC (resource) Serializer, OSERDES (Primitive)

 Convert multi-bit data to 1-bit string signal (Data Out)










Serial-to-Parallel (ISERDES)





Skills targeted in this chapter



We will proceed with the actual circuit board.

IOSERDES

- Implement OSERDES and transmit 10-bit data at 200 MHz DDR (400 Mbps).
 - Easy for sending
- Receive the data from ISERDES and restore 10-bit data.
 - Learn to use BUFIO and BUFR.
 - Since the slow clock has a phase difference w.r.t. the data, shift the data by bit slip

IDELAY


- The timing between data and fast clock is not always correct.
- A block for adjustment by giving a delay of several tens of ps to the data side.
- Check what happens when you add a delay using IDELAY.

IDELAYCTRL

Learn the proper points since it is difficult for beginners.




Sending by OSERDES and receiving by ISERDES



8-bit DDR IOSERDES

Electronics **Sys**tem Group



A single IOSERDES primitive can handle up to 8-bits. For mow, cascade is needed.

Parallel data is synchronous to CLKDIV (slow clock)



UG471

Reverse the bit order

When generating in the IP catalog, it will be flipped on the sending side. When implemented by hand, turn it over by yourself.

Parallel data is synchronous to CLKDIV

CLKDIV_RX is made from CLK_RX

How to implement it?


First, try to make it with the IP Catalog. Check what kind of HDL was generated, It is expected to manually implement it eventually.




Realistic firmware construction



When sending 10-bit data using SERDES




SERDES is up to 8-bit. It can be expanded to 14-bit by cascading two.



Realistic firmware construction

Electronics System Group

When sending 10-bit data using SERDES



Realistic firmware construction

clk forward

Electronics System Group

When sending 10-bit data using SERDES





Diagram for IDELAY



IDELAY

Changing the timing relative to the clock edge **IDELAY**




With **IDELAY**, it is also possible to give a delay to the clock



Diagram for bitslip



Bit slip



bX111'0001

b1111'0001

Bitslip Operations Executed	Output Pattern (8:1)	
Initial	10010011	├ ─
1	00100111	
2	01001110	
3	10011100	
4	00111001	
5	01110010	
6	11100100	
7	11001001	\vdash

Bitslip Operation in SDR Mode

Bitslip Operation in DDR Mode				
Bitslip Operations Executed	Output Pattern (8:1)			
Initial	00100111	•		
1	10010011			
2	10011100			
3	01001110			
4	01110010			
5	00111001			
6	11001001			
7	11100100			

ug471_c3_11_012211

図 3-11: Bitslip の処理例 Example of bitslip

Bitslip works in a different way in SDR and DDR mode, and it's a little more complicated in DDR mode.



Slow clock


Parallel in


Why bitslip is necessary?



For example, ADC sends 8-bit data (b1110'0011)...

The phase of the slow clock, which produces the phase according to the division ratio, may not match the data break





Data is broken since the phase of slow clock is not equal to the boundary of serial data.

Repeat bitslip to obtain the correct phase relation.





Electronics System Group

Exercise manual

EX2

- 1. Output 8-bit fixed pattern data at 800 Mbps using OSERDES.
- 2. Make a loopback with a cable outside of the board.
- 3. Receive the data by ISERDES. Check if the received bit pattern is correct.






First, generate OSERDES




IP catalog






Specify the signal standard

First, generate OSERDES








First, generate OSERDES





Like this?





Next, try to generate ISERDES without IDEALY








Input DDR Data Alignment

Next, try to generate ISERDES without IDEALY



Like this?





Wiring on HDL



- clk in
 - 400 MHz (グローバルクロック)
- clk div in
 - 100 MHz (グローバルクロック)
- data_out_from_device
 - 8-bit data. Synchrous to 100 MHz clock.
 - Constant: gives b1010'0011
- clk reset
 - Active high. Connect to the push button.
- io reset
 - Active high. Connect to the push button.
- clk in clk div in diff_clk_to_pins + data out to pins p[0:0] data_out_from_device[9:0] clk reset data out to pins n[0:0] io_reset
- diff_clk_to_pins
 - Direct connect to top level port.
- data out to pins p/n
 - Direct connect to top level port.

- diff_clk_in
 - Direct connect to top level port.
- data in from pins p/n
 - Direct connect to top level port.
- clk reset
 - open
- io reset
 - Active high. Connect to the push button.
- bitslip
 - Control with VIO probe out.
 - VIO is driven by regional clock.



- data_in_from_pins_p[0:0] data_in_from_pins_n[0:0] data_in_to_device[9:0] clk_div_in io_reset bitslip[0:0]
- data in to device
 - 8-bit data output.
 - Connect to ILA.
 - Synchronized to regional clock.

The ISERDES performs a bit shift every clock when bitslip is HIGH. Make sure you get a one-shot pulse when the VIO button is pressed.





Is it done?

If a bit slip happens every time the push button is pressed, it is OK.

Let's keep doing bit shift until the received bit pattern matches the transmitted pattern.






Slides for advanced exercise Skipped on the first day





Development topic H1

1. Implement IDELAY before ISERDES














IDELAY can be adjusted in 32 steps (tap)

- Fixed: Gives a fixed delay.
- Variable: Raises or lowers by one using CE and INC signals.
- Variable loadable: Dynamically specify the Tap value.

For this time, try with variable loadable.

IDELAYCTRL reference clock must be driven by BUFG or BUFH. This time, BUFG is specified on the MMCM side, so un-check it.

If this is specified, the jitter when passing through the IDELAY seems to be reduced. It seems safer to turn ON when communicating close the limit speed.






data_in_from_pins_p[0:0]
data_in_from_pins_n[0:0]
clk_in
clk_div_in
io_reset
in_delay_reset
in_delay_tap_in[4:0]
in_delay_data_ce[0:0]
in_delay_data_inc[0:0]
ref_clock
bitslip[0:0]

A new port has been added, but no idea about some of the functions.

Since there is an IP, read the generated HDL code and find out where it connects to.



Code generated by the wizard for implementation.

You can think of the IP Catalog as providing examples of different dedicated block implementations.



```
data_in_from_pins_p[0:0]
data_in_from_pins_n[0:0]
clk_in
clk_div_in
io_reset
in_delay_reset
in_delay_tap_in[4:0]
in_delay_data_ce[0:0]
in_delay_data_inc[0:0]
ref_clock
bitslip[0:0]
data_in_to_device[7:0]
```

```
(* IODELAY GROUP = "my iserdes group" *)
IDELAYE2
  # (
    .CINVCTRL SEL
                             ("FALSE"),
                                                                   // TRUE, FALSE
    .DELAY SRC
                             ("IDATAIN"),
                                                                    // IDATAIN, DATAIN
    .HIGH PERFORMANCE MODE
                             ("FALSE"),
    .IDELAY TYPE
                             ("VAR LOAD"),
    .IDELAY VALUE
                             (0),
    .REFCLK FREQUENCY
                             (200.0),
    .PIPE SEL
                             ("FALSE"),
    .SIGNAL PATTERN
                             ("DATA"))
                                                                   // CLOCK, DATA
  idelaye2 bus
    . DATAOUT
                             (data in from pins delay[pin count]),
    .DATAIN
                             (1'b0),
                                                                   // Data from FPGA logic
                             (clk div in),
                             (in delay ce[pin count]), //(in delay data ce),
                             (in delay inc dec[pin count]), //in delay data inc),
                             (data in from pins int [pin count]), // Driven by IOB
    .IDATAIN
     LD
                             (in delay reset),
    REGRST
                             (io reset),
                             (1'b0),
    .LDPIPEEN
     CNTVALUEIN
                             (in_delay_tap_in_int[pin count]), //in delay tap in),
                             (in delay tap out int[pin count]), //in delay tap out),
     CNTVALUEOUT
                             (1'b0)
    .CINVCTRL
   );
```

tronics

em Group

```
(* IODELAY_GROUP = "my_iserdes_group" *)
IDELAYCTRL

delayctrl (
    .RDY    (delay_locked),
    .REFCLK (ref_clock),
    .RST    (io_reset));
```





```
idelaye2 bus
  .DATAOUT
                           (data in from pins delay[pin count]),
  .DATAIN
                           (1'b0),
                                                                  // Data from FPGA logic
                           (clk div in)
                           (in delay ce[pin count]), //(in delay data ce),
                           (in delay inc dec[pin count]), //in delay data inc),
                           (data in from pins int [pin count]), // Driven by IOB
  .IDATAIN
  LD
                           (in delay reset),
  REGRST
                           (io reset),
                           (1'b0),
  LDPIPEEN
                           (in delay tap in int[pin count]), //in delay tap in),
  CNTVALUEIN
  CNTVALUEOUT
                           (in delay tap out int[pin count]), //in delay tap out),
  .CINVCTRL
                           (1'b0)
 );
```

CE and INC are clock (C) synchronous inputs.

- If CE is HIGH and INC is HIGH, the tap advances by one.
- If INC is LOW when CE is HIGH, one tap is returned.

Module Load - LD

When in VARIABLE mode, the IDELAY load port, LD, loads the value set by the IDELAY_VALUE attribute. The default value of the IDELAY_VALUE attribute is zero. When the default value is used, the LD port acts as an asynchronous reset for the ILDELAY. The LD signal is an active-High signal and is synchronous to the input clock signal (C).

When in VAR_LOAD mode, the IDELAY load port, LD, loads the value set by the CNTVALUEIN. The value present at CNTVALUEIN[4:0] will be the new tap value. When in VAR_LOAD_PIPE mode, the IDELAY load port LD loads the value currently in the pipeline register. The value present in the pipeline register will be the new tap value.




Figure 2-13: IDELAY in VAR_LOAD Timing Diagram

UG471





```
(* IODELAY_GROUP = "my_iserdes_group" *)
IDELAYCTRL
delayctrl (
    .RDY (delay_locked),
    .REFCLK (ref_clock),
    .RST (io_reset));
```

- RDY: Indicates that the calibration is done.
- REFCLK: Reference clock for calibration.
 - ⇒ No idea about the the frequency to input

Input/Output Delay Switching Characteristics

DS182

Table 29: Input/Output Delay Switching Characteristics

		Speed Grade						
Symbol	Description	1.0V				0.95V	0.9V	Units
		-3	-2/-2LE	-1	-1M/-1LM/ -1Q	-2LI	-2LE	
IDELAYCTRL								
T _{DLYCCO_RDY}	Reset to Ready for IDELAYCTRL	3.22	3.22	3.22	3.22	3.22	3.22	μs
F _{IDELAYCTRL_REF}	Attribute REFCLK frequency = 200.00 ⁽¹⁾	200.00	200.00	200.00	200.00	200.00	200.00	MHz
	Attribute REFCLK frequency = 300.00 ⁽¹⁾	300.00	300.00	N/A	N/A	300.00	N/A	MHz
	Attribute REFCLK frequency = 400.00 ⁽¹⁾	400.00	400.00	N/A	N/A	400.00	N/A	MHz
IDELAYCTRL_REF _PRECISION	REFCLK precision	±10	±10	±10	±10	±10	±10	MHz
T _{IDELAYCTRL_RPW}	Minimum Reset pulse width	52.00	52.00	52.00	52.00	52.00	52.00	ns

The operation frequency depends on the speed grade!

Please be careful when porting source code.

Notes:



1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps, and at 400 MHz = 39 ps.

Digression



```
(* IODELAY GROUP = "my iserdes group" *)
IDELAYE2
                             ("FALSE"),
                                                                    // TRUE, FALSE
   .DELAY SRC
                            ("IDATAIN"),
   .HIGH PERFORMANCE MODE
                            ("FALSE"),
   .IDELAY TYPE
                             ("VAR LOAD"),
    .IDELAY VALUE
                            (0),
    .REFCLK FREQUENCY
                             (200.0),
    .PIPE SEL
                             ("FALSE"),
    .SIGNAL PATTERN
                             ("DATA"))
```

290 to 310, or 390 to 410 timing analyzer for static timing analyser for static timing analyse The ranges of 290.0 to 310.0 and 390 to				
See the 7 series FPGA data sheets.	REFCLK_FREQUENCY	,	200	Sets the tap value (in MHz) used by the timing analyzer for static timing analysis. The ranges of 290.0 to 310.0 and 390 to 410 are not available in all speed grades.

UG471

Seems to be a contradiction here.

I imagine that this attribute value is used for static timing analysis, so even if you write 300 or 400, it will not be reflected in the analysis result.





data_in_from_pins_p[0:0]
data_in_from_pins_n[0:0]
clk_in
clk_div_in
io_reset
in_delay_reset
in_delay_tap_in[4:0]
in_delay_data_ce[0:0]
in_delay_data_inc[0:0]
ref_clock
bitslip[0:0]
data_in_to_device[7:0]

In summary, it seems better to do the following for this example:

- in_delay_reset
 - Use VIO's probe_out to input a one-shot pulse.
 - Let's leave bitslip functionality.
- in_delay_tap_in
 - Given by VIO
- in_delay_data_ce/inc
 - 利用しない。
- ref_clock
 - 200 MHz clock passing through BUFG
- in_delay_tap_out
 - Connect to ILA
- delay_locked
 - Open

Let's modify the previous source codes and implement it.





Is it done?

At 800 Mbps, it's 1.25 ns per 1-bit.
IDELAY is 78 ps/tap and 32 taps, so 2.5 ns.
In other words, out of 32 taps, the timing will be once wrong.
(Actually, the tap range that seems to be incorrect)


When happened when trying it?



IDELAYCTRL



IDELAYCTRL exists in one IO column of every bank, and it calibrates IDELAY and ODELAY.





penit

Figure 2-16: Relative Locations of IDELAYCTRL Modules

IDELAYCTRL



Use the IP which was made earlier to issue an intentionally error.

• Implement another my_iserdes and wire it to the IO pin of the same bank.

Point

• This IP has built-in IDELAYCTRL which is the only one in each bank.

Try this myself.




IDELAYCTRL



An IDELAYCTRL of unknown usage was created in an unused IO column, but it was not an error. (There might be an error if the unused area decreases.)

There must be an error this time.

Make io_reset on my_iserdes1 a separate signal from my_iserdes0.



Should I remove IDELAYCTRL from IP? Answer: Then, there is potential trouble.

The IODELAY_GROUP constraint is the key to this trouble.



IODELAY_GROUP



IODELAY_GROUP is a constraint to associate IDELAYCTRL with IDELAY and ODELAY elements, and it gives calibration correspondence.

Verilog-HDL

VHDL

Since it is a constraint providing correspondence relationship, it is necessary to name the group correctly.

But once it is generated by IP, it cannot be changed later.

Digression

I end up constraining things in HDL instead of XDC where in-code constraints are possible.

It's a bad design for reuse because it ties up the device and the code.



IODELAY_GROUP



- If there are multiple IDELAYCTRL-IODELAY combinations with the same group name and seem to have the same functionality, you can duplicate the IDELAYCTRL, and Vivado will implement it as the developer intended.
 - As seen earlier, even if you try to force to implement two IDELAYCTRLs in the same bank, it will
 do something.
 - However, there is the risk of potential errors.
- By changing the RST signal by an intentional error, it made it look like that it was not the same function IDELAYCTRL and prevented Vivado from handling it.

Perfect solution

- The programmer must write IODELAY_GROUP correctly.
- If IP is used, it will be the same IODELAY_GROUP unless you change the name to another IP.
 - For the firmware which only receives ADC data on SERDES, you can expect Vivado to replicate IDFLAYCTRL.
 - For complex firmware which communicates with multiple external devices using IOSERDES, manual implementation while referring to IP HDL code is more flexible.

