**Code module 1[256 KB cache, without prefetching]**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Parameters** | **Base** | **Single Core Attack** | **Double Core Attack** | **Triple Core Attack** |
| l2cache.writebacks | 238938 | 929443 | 1622819 | 2304315 |
| l2cache.replacements | 463556 | 1203754 | 2802296 | 3512936 |
| l2cache.tags.data\_accesses | 19075124 | 27394810 | 36664584 | 44799408 |
| l2cache.overall\_misses | 261179 | 966083 | 1666207 | 2355471 |
| **l2cache.overall\_miss\_rate** | 0.224087 | 0.589347 | 0.786430 | 0.912016 |
| **l2cache.overall\_miss\_latency** | 31964396000 | 120381627000 | 206168668000 | 294288113000 |
| l2cache.ReadSharedReq\_mshr\_miss\_latency | 4998014000 | 83499384000 | 160639346000 | 240521517000 |
| l2cache.ReadSharedReq\_miss\_latency | 6084054000 | 99681644000 | 191821146000 | 286487337000 |
| l2cache.ReadSharedReq\_mshr\_miss\_rate | 0.056670 | 0.546096 | 0.775639 | 0.910393 |
| l2cache.ReadSharedReq\_mshr\_misses | 54302 | 809113 | 1559092 | 2298294 |
| l2cache.tags.occ\_blocks::.cpu0.data | 510.314561 | 120.491421 | 141.135868 | 108.992467 |
| l2cache.tags.occ\_blocks::.cpu1.data | 614.382291 | 154.354041 | 138.914247 | 338.780822 |
| l2cache.tags.occ\_blocks::.cpu2.data | 564.038594 | 130.305060 | 803.632692 | 350.697437 |
| l2cache.tags.occ\_blocks::.cpu3.data | 479.767874 | 3201.506689 | 1426.350395 | 2588.010542 |
| **l2cache.tags.occ\_percent::.cpu0.data** | 0.124589 | 0.029417 | 0.034457 | 0.026609 |
| **l2cache.tags.occ\_percent::.cpu1.data** | 0.149996 | 0.037684 | 0.033915 | 0.082710 |
| **l2cache.tags.occ\_percent::.cpu2.data** | 0.137705 | 0.031813 | 0.196199 | 0.085619 |
| **l2cache.tags.occ\_percent::.cpu3.data** | 0.117131 | 0.781618 | 0.348230 | 0.631839 |