Western Digital®

RISC-V SweRV™ EH2 Programmer's Reference Manual

Revision 1.2

March 28, 2020

SPDX-License-Identifier: Apache-2.0

Copyright © 2020 Western Digital Corporation or its affiliates.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Document Revision History

Revision	Date	Contents	
1.0	Jan 23, 2020	Initial revision	
1.1	Mar 4, 2020	 Added note that mscause values are subject to change (Section 2.8.5) Added additional details about behavior of atomic instructions (Section 2.10) Added note that uninitialized DCCM may cause loads to get incorrect data (Section 3.4) Added Debug Module reset description (Section 14.3.2) Updated port list (Table 15-1): Added dbg_rst_1 signal Added footnote clarifying trace port signals 	
		Added 'Compliance Test Suite Failures' chapter (Chapter 17)	
1.2	Mar 28, 2020	 Fixed note how writing illegal value to mrac register is handled by hardware (Section 2.8.1) Removed note that mscause values are subject to change (Section 2.8.5) Updated mscause values (Table 2-10) Added Internal Timers chapter and references throughout document (Chapter 5) Incremented mimpid register value from '1' to '2' (Table 12-1) 	

Table of Contents

1	Swe	weRV EH2 Core Overview	1
	1.1	Features	1
	1.2	Core Complex	1
	1.3	Functional Blocks	2
	1.3.1	3.1 Core	2
	1.4	Standard Extensions	
2	Men	emory Map	
	2.1	Address Regions	
	2.2	Access Properties	
	2.3	Memory Types	
	2.3.1	3.1 Core Local	
	2.3.2	3.2 Accessed via System Bus	
	2.3.3	3.3 Mapping Restrictions	
	2.4	Memory Type Access Properties	5
	2.5	Memory Access Ordering	
	2.5.1	5.1 Load-to-Load and Store-to-Store Ordering	5
	2.5.2	5.2 Load/Store Ordering	
	2.5.3	5.3 Fencing	6
	2.5.4	5.4 Imprecise Data Bus Errors	6
	2.6	Memory Protection	6
	2.7	Exception Handling	7
	2.7.	7.1 Imprecise Bus Error Non-Maskable Interrupt	
	2.7.2	7.2 Correctable Error Local Interrupt	7
	2.7.3	7.3 Rules for Core-Local Memory Accesses	
	2.7.4	7.4 Core-Local / D-Bus Access Prediction	8
	2.7.5	7.5 Unmapped Addresses	3
	2.7.6	7.6 Misaligned Accesses	
	2.7.7	7.7 Uncorrectable ECC Errors	10
	2.7.8	7.8 Correctable ECC/Parity Errors	1
	2.8	Control/Status Registers	12
	2.8.1	8.1 Region Access Control Register (mrac)	12
	2.8.2	8.2 Memory Synchronization Trigger Register (dmst)	13
	2.8.3	8.3 D-Bus First Error Address Capture Register (mdseac)	13
	2.8.4	8.4 D-Bus Error Address Unlock Register (mdeau)	14
	2.8.5	8.5 Machine Secondary Cause Register (mscause)	14
	2.9	Memory Address Map	17
	2.10	Atomics Support	17
	2.11	Behavior of Loads to Side-Effect Addresses	18

	2.12	Partial Writes	18
	2.13	Speculative Bus Accesses	18
	2.13.1	Instructions	18
	2.13.2	2 Data	19
	2.14	DMA Slave Port	19
	2.14.1	Access	19
	2.14.2	2 Write Alignment Rules	19
	2.14.3	3 Quality of Service	19
	2.14.4	Ordering of Core and DMA Accesses	19
	2.15	Reset Signal and Vector	19
	2.16	Non-Maskable Interrupt (NMI) Signal and Vector	20
	2.17	Software Interrupts	20
3	Memo	ory Error Protection	22
	3.1	Seneral Description	22
	3.1.1	Parity	22
	3.1.2	Error Correcting Code (ECC)	22
	3.2 S	electing the Proper Error Protection Level	23
	3.3 N	Memory Hierarchy	24
	3.4 E	rror Detection and Handling	24
	3.5 C	ore Error Counter/Threshold Registers	26
	3.5.1	I-Cache Error Counter/Threshold Register (micect)	27
	3.5.2	ICCM Correctable Error Counter/Threshold Register (miccmect)	27
	3.5.3	DCCM Correctable Error Counter/Threshold Register (mdccmect)	28
4	Multi-	Threading	29
	4.1 F	eatures	29
	4.2 C	ore Features with Multi-Threading Support	29
	4.2.1	Control/Status Registers and Memory-Mapped Registers	29
	4.2.2	Reset	29
	4.2.3	Non-Maskable Interrupt (NMI)	29
	4.2.4	Software Interrupts	
	4.2.5	Timer Interrupts	29
	4.2.6	External Interrupts	29
	4.2.7	Power Management	
	4.3 T	hread Management	
	4.3.1	Multi-Threading Control Registers	
	4.3.2	Basic Startup and Run Flow	
	4.3.3	Communication Between Harts	
	4.3.4	Inter-Processor Interrupts	
		Control/Status Registers	
	4.4.1	Total Number of Harts Register (mhartnum)	31

	4.4.	2	Hart Start Control Register (mhartstart)	31
	4.4.	3	NMI Pin Delegation Register (mnmipdel)	32
5	Inte	rnal	Timers	33
	5.1	Fea	atures	33
	5.2	Des	scription	33
	5.3	Inte	ernal Timer Local Interrupts	33
	5.4	Cor	ntrol/Status Registers	34
	5.4.	1	Internal Timer Counter 0 / 1 Register (mitcnt0/1)	34
	5.4.	2	Internal Timer Bound 0 / 1 Register (mitb0/1)	34
	5.4.	3	Internal Timer Control 0 / 1 Register (mitctl0/1)	34
6	Pov	ver N	Management and Multi-Core Debug Control	36
	6.1	Fea	atures	36
	6.2	Thr	read Control Interfaces	36
	6.2.	1	Power Management	36
	6.2.	2	Multi-Core Debug Control	36
	6.3	Thr	ead Support	36
	6.4	Pov	wer States	37
	6.5	Pov	wer Control	42
	6.5.	1	Debug Mode	42
	6.5.	2	Thread Power and Multi-Core Debug Control and Status Signals	43
	6.5.	3	Debug Scenarios	49
	6.5.	4	Thread Wake-Up Events	50
	6.5.	5	Thread Firmware-Initiated Halt	50
	6.5.	6	DMA Operations While Halted	50
	6.5.	7	External Interrupts While Halted	50
	6.6	Cor	ntrol/Status Registers	51
	6.6.	1	Power Management Control Register (mpmc)	51
	6.6.	2	Core Pause Control Register (mcpc)	51
	6.6.	3	Forced Debug Halt Threshold Register (mfdht)	52
	6.6.	4	Forced Debug Halt Status Register (mfdhs)	53
7	Exte	erna	l Interrupts	54
	7.1	Fea	atures	54
	7.2	Naı	ming Convention	54
	7.2.	1	Unit, Signal, and Register Naming	54
	7.2.	2	Address Map Naming	54
	7.3	Ove	erview of Major Functional Units	54
	7.3.	1	External Interrupt Source	54
	7.3.	2	Gateway	54
	7.3.	3	PIC Core	55
	7.3.	4	Interrupt Target	55

7.4	PIC Block Diagram	55
7.5	Theory of Operation	58
7.5.	1 Initialization	58
7.5.	2 Regular Operation	58
7.6	Support for Vectored External Interrupts	59
7.6.	1 Fast Interrupt Redirect	60
7.7	Interrupt Chaining	61
7.8	Interrupt Nesting	61
7.9	Performance Targets	62
7.10	Configurability	62
7.10	0.1 Rules	62
7.10	D.2 Build Arguments	62
7.10	0.3 Impact on Generated Code	62
7.11	PIC Control/Status Registers	63
7.11	1.1 PIC Configuration Register (mpiccfg)	63
7.11	1.2 External Interrupt Priority Level Registers (meipIS)	64
7.11	1.3 External Interrupt Pending Registers (meip X)	64
7.11	1.4 External Interrupt Per-Thread Pending Registers (meitp X)	65
7.11	1.5 External Interrupt Enable Registers (meie S)	65
7.11	1.6 External Interrupt Priority Threshold Register (meipt)	66
7.11	1.7 External Interrupt Vector Table Register (meivt)	66
7.11	1.8 External Interrupt Handler Address Pointer Register (meihap)	67
7.11	1.9 External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct)	67
7.11	1.10 External Interrupt Claim ID's Priority Level Register (meicidpl)	68
7.11	1.11 External Interrupt Current Priority Level Register (meicurpl)	68
7.11	1.12 External Interrupt Gateway Configuration Registers (meigwctrl S)	69
7.11	1.13 External Interrupt Gateway Clear Registers (meigwclrS)	69
7.11	1.14 External Interrupt Delegation Registers (meidelS)	69
7.12	PIC CSR Address Map	70
7.13	PIC Memory-mapped Register Address Map	70
7.14	Interrupt Enable/Disable Code Samples	72
7.14	4.1 Example Interrupt Flows	72
7.14	4.2 Example Interrupt Macros	72
8 Perf	formance Monitoring	74
8.1	Features	74
8.2	Control/Status Registers	74
8.2.	1 Standard RISC-V Registers	74
8.3	Counters	
8.4	Count-Impacting Conditions	74
8.5	Events	75

9	Cad	che Control	78
	9.1	Features	78
	9.2	Feature Descriptions	78
	9.2.	.1 Cache Flushing	78
	9.2.	.2 Enabling/Disabling I-Cache	78
	9.2.	.3 Diagnostic Access	78
	9.3	Use Cases	78
	9.4	Theory of Operation	79
	9.4.	.1 Read a Chunk of an I-cache Cache Line	79
	9.4.	.2 Write a Chunk of an I-cache Cache Line	79
	9.4.	.3 Read or Write a Full I-cache Cache Line	79
	9.4.	.4 Read a Tag and Status Information of an I-cache Cache Line	79
	9.4.	.5 Write a Tag and Status Information of an I-cache Cache Line	79
	9.5	I-Cache Control/Status Registers	80
	9.5.	.1 I-Cache Array/Way/Index Selection Register (dicawics)	80
	9.5.	.2 I-Cache Array Data 0 Register (dicad0)	81
	9.5.	.3 I-Cache Array Data 0 High Register (dicad0h)	82
	9.5.	.4 I-Cache Array Data 1 Register (dicad1)	82
	9.5.	.5 I-Cache Array Go Register (dicago)	83
10	L	ow-Level Core Control	85
	10.1	Control/Status Registers	85
	10.	1.1 Feature Disable Control Register (mfdc)	85
	10.	1.2 Clock Gating Control Register (mcgc)	86
11	S	Standard RISC-V CSRs with Core-Specific Adaptations	88
	11.	1.1 Machine Interrupt Enable (mie) and Machine Interrupt Pending (mip) Registers	88
	11.	1.2 Machine Cause Register (mcause)	89
	11.	1.3 Machine Hardware Thread ID Register (mhartid)	90
12	2 C	SR Address Map	91
	12.1	Standard RISC-V CSRs	91
	12.2	Non-Standard RISC-V CSRs	92
13	3 Ir	nterrupt Priorities	94
14	C	Clock and Reset	95
	14.1	Features	95
	14.2	Clocking	95
	14.2	2.1 Regular Operation	95
	14.2	2.2 System Bus-to-Core Clock Ratios	95
	14.2	2.3 Asynchronous Signals	97
	14.3	Reset	98
	14.3	3.1 Core Complex Reset (rst_l)	98
	14.3	3.2 Debug Module Reset (dbg_rst_l)	99

14.3.3	Debugger Initiating Reset via JTAG Interface	99
14.3.4	Core Complex Reset to Debug Mode	99
5 Swe		
Swe	eRV EH2 Core Build Arguments	109
16.1		
16.1.1	Memory Protection Build Argument Rules	109
16.1.2		
16.2		
16.2.1		
16.2.2	Memory-Related Build Arguments	109
7 Swe		
17.1	•	
17.2		
17.3		
17.4		
Swe		
18.1	Back-to-back Write Transactions Not Supported on AHB-Lite Bus	
	14.3.4 5 Swe 6 Swe 16.1 16.1.1 16.1.2 16.2.1 16.2.2 7 Swe 17.1 17.2 17.3 17.4 8 Swe	SweRV EH2 Core Build Arguments 16.1 Memory Protection Build Argument Rules 16.1.1 Memory Protection Build Argument Rules 16.1.2 Memory Protection Build Arguments 16.2 Core Memory-Related Build Arguments 16.2.1 Core Memories and Memory-Mapped Register Blocks Alignment Rules 16.2.2 Memory-Related Build Arguments SweRV EH2 Compliance Test Suite Failures 17.1 I-MISALIGN_LDST-01 17.2 I-MISALIGN_JMP-01 17.3 I-FENCE.I-01 and fence_i 17.4 breakpoint SweRV EH2 Errata

List of Figures

Figure 1-1 SweRV EH2 Core Complex	2
Figure 1-2 SweRV EH2 Core Pipeline	3
Figure 3-1 Conceptual Block Diagram – ECC in a Memory System	23
Figure 6-1 SweRV EH2 Core Activity States	38
Figure 6-2 SweRV EH2 Power and Multi-Core Debug Control and Status Signals	43
Figure 6-3 SweRV EH2 Power Control and Status Interface Timing Diagrams	45
Figure 6-4 SweRV EH2 Multi-Core Debug Control and Status Interface Timing Diagrams	48
Figure 6-5 SweRV EH2 Breakpoint Indication Timing Diagrams	49
Figure 7-1 Conceptual PIC Block Diagram	56
Figure 7-2 Gateway for Asynchronous, Level-triggered Interrupt Sources	57
Figure 7-3 Conceptual Block Diagram of a Configurable Gateway	57
Figure 7-4 Comparator	57
Figure 7-5 Vectored External Interrupts	60
Figure 7-6 Concept of Interrupt Chaining	61
Figure 14-1 Conceptual Clock, Clock-Enable, and Data Timing Relationship	95
Figure 14-2 1:1 System Bus-to-Core Clock Ratio	96
Figure 14-3 1:2 System Bus-to-Core Clock Ratio	96
Figure 14-4 1:3 System Bus-to-Core Clock Ratio	96
Figure 14-5 1:4 System Bus-to-Core Clock Ratio	96
Figure 14-6 1:5 System Bus-to-Core Clock Ratio	97
Figure 14-7 1:6 System Bus-to-Core Clock Ratio	97
Figure 14-8 1:7 System Bus-to-Core Clock Ratio	97
Figure 14-9 1:8 System Bus-to-Core Clock Ratio	97
Figure 14-10 Conceptual Clock and Reset Timing Relationship	98

List of Tables

Table 1-1 SweRV EH2's RISC-V Standard Extensions	3
Table 2-1 Access Properties for each Memory Type	5
Table 2-2 Handling of Unmapped Addresses	8
Table 2-3 Handling of Misaligned Accesses	9
Table 2-4 Handling of Uncorrectable ECC Errors	10
Table 2-5 Handling of Correctable ECC/Parity Errors	11
Table 2-6 Region Access Control Register (mrac, at CSR 0x7C0)	13
Table 2-7 Memory Synchronization Trigger Register (dmst, at CSR 0x7C4)	13
Table 2-8 D-Bus First Error Address Capture Register (mdseac, at CSR 0xFC0)	14
Table 2-9 D-Bus Error Address Unlock Register (mdeau, at CSR 0xBC0)	14
Table 2-10 Machine Secondary Cause Register (mscause, at CSR 0x7FF)	15
Table 2-11 SweRV EH2 Memory Address Map (Example)	17
Table 2-12 Summary of NMI mcause Values	20
Table 3-1 Memory Hierarchy Components and Protection	24
Table 3-2 Error Detection, Recovery, and Logging	25
Table 3-3 I-Cache Error Counter/Threshold Register (micect, at CSR 0x7F0)	27
Table 3-4 ICCM Correctable Error Counter/Threshold Register (miccmect, at CSR 0x7F1)	28
Table 3-5 DCCM Correctable Error Counter/Threshold Register (mdccmect, at CSR 0x7F2)	28
Table 4-1 Total Number of Harts Register (mhartnum, at CSR 0xFC4)	31
Table 4-2 Hart Start Control Register (mhartstart, at CSR 0x7FC)	31
Table 4-3 NMI Pin Delegation Register (mnmipdel, at CSR 0x7FE)	32
Table 5-1 Internal Timer Counter 0 / 1 Register (mitcnt0/1, at CSR 0x7D2 / 0x7D5)	34
Table 5-2 Internal Timer Bound 0 / 1 Register (mitb0/1, at CSR 0x7D3 / 0x7D6)	34
Table 5-3 Internal Timer Control 0 / 1 Register (mitctl0/1, at CSR 0x7D4 / 0x7D7)	35
Table 6-1 Per-Thread Debug Resume Requests	40
Table 6-2 Thread Activity States	41
Table 6-3 SweRV EH2 Power Control and Status Signals	43
Table 6-4 SweRV EH2 Multi-Core Debug Control and Status Signals	46
Table 6-5 Power Management Control Register (mpmc, at CSR 0x7C6)	51
Table 6-6 Thread Pause Control Register (mcpc, at CSR 0x7C2)	52
Table 6-7 Forced Debug Halt Threshold Register (mfdht, at CSR 0x7CE)	52
Table 6-8 Forced Debug Halt Status Register (mfdhs, at CSR 0x7CF)	53
Table 7-1 PIC Configuration Register (mpiccfg, at PIC_base_addr+0x3000)	64
Table 7-2 External Interrupt Priority Level Register S=1255 (meiplS, at PIC_base_addr+S*4)	64
Table 7-3 External Interrupt Pending Register X=07 (meipX, at PIC_base_addr+0x1000+X*4)	65
Table 7-4 External Interrupt Per-Thread Pending Register X=07 (meitpX, at PIC_base_addr+0x1800+X*	4)65
Table 7-5 External Interrupt Enable Register S=1255 (meieS, at PIC_base_addr+0x2000+S*4)	66
Table 7-6 External Interrupt Priority Threshold Register (meipt, at CSR 0xBC9)	66

Table 7-7 External Interrupt Vector Table Register (meivt, at CSR 0xBC8)	67
Table 7-8 External Interrupt Handler Address Pointer Register (meihap, at CSR 0xFC8)	67
Table 7-9 External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct, at CSR 0xBCA)	68
Table 7-10 External Interrupt Claim ID's Priority Level Register (meicidpl, at CSR 0xBCB)	68
Table 7-11 External Interrupt Current Priority Level Register (meicurpl, at CSR 0xBCC)	68
Table 7-12 External Interrupt Gateway Configuration Register <i>S=1255</i> (meigwctrl <i>S</i> , at PIC_base_addr+0x4000+ <i>S</i> *4)	69
Table 7-13 External Interrupt Gateway Clear Register S=1255 (meigwclrS, at PIC_base_addr+0x5000+S*4)	69
Table 7-14 External Interrupt Delegate Register S=1255 (meidelS, at PIC_base_addr+0x6000+S*4)	70
Table 7-15 PIC Non-standard RISC-V CSR Address Map	70
Table 7-16 PIC Memory-mapped Register Address Map	70
Table 8-1 List of Countable Events	75
Table 9-1 I-Cache Array/Way/Index Selection Register (dicawics, at CSR 0x7C8)	80
Table 9-2 I-Cache Array Data 0 Register (dicad0, at CSR 0x7C9)	81
Table 9-3 I-Cache Array Data 0 High Register (dicad0h, at CSR 0x7CC)	82
Table 9-4 I-Cache Array Data 1 Register (dicad1, at CSR 0x7CA)	83
Table 9-5 I-Cache Array Go Register (dicago, at CSR 0x7CB)	84
Table 10-1 Feature Disable Control Register (mfdc, at CSR 0x7F9)	85
Table 10-2 Clock Gating Control Register (mcgc, at CSR 0x7F8)	86
Table 11-1 Machine Interrupt Enable Register (mie, at CSR 0x304)	88
Table 11-2 Machine Interrupt Pending Register (mip, at CSR 0x344)	88
Table 11-3 Machine Cause Register (mcause, at CSR 0x342)	89
Table 11-4 Machine Hardware Thread ID Register (mhartid, at CSR 0xF14)	90
Table 12-1 SweRV EH2 Core-Specific Standard RISC-V Machine Information CSRs	91
Table 12-2 SweRV EH2 Standard RISC-V CSR Address Map	91
Table 12-3 SweRV EH2 Non-Standard RISC-V CSR Address Map	92
Table 13-1 SweRV EH2 Platform-specific and Standard RISC-V Interrupt Priorities	94
Table 14-1 Core Complex Asynchronous Signals	98
Table 15-1 Core Complex Signals	100

Reference Documents

Item #	Document	Revision Used	Comment
1	The RISC-V Instruction Set Manual Volume I: User-Level ISA	20190305-Base-Ratification	
2	The RISC-V Instruction Set Manual Volume II: Privileged Architecture	20190405-Priv-MSU- Ratification	
2 (PLIC)	The RISC-V Instruction Set Manual Volume II: Privileged Architecture	1.11-draft December 1, 2018	Last spec version with PLIC chapter
3	RISC-V External Debug Support	0.13.2	Spec ratified

Abbreviations

Abbreviation	Description
AHB	Advanced High-performance Bus (by ARM®)
AMBA	Advanced Microcontroller Bus Architecture (by ARM)
ASIC	Application Specific Integrated Circuit
AXI	Advanced eXtensible Interface (by ARM)
ССМ	Closely Coupled Memory (= TCM)
CPU	Central Processing Unit
CSR	Control and Status Register
DCCM	Data Closely Coupled Memory (= DTCM)
DEC	DECoder unit (part of core)
DMA	Direct Memory Access
DTCM	Data Tightly Coupled Memory (= DCCM)
ECC	Error Correcting Code
EXU	EXecution Unit (part of core)
ICCM	Instruction Closely Coupled Memory (= ITCM)
IFU	Instruction Fetch Unit
ITCM	Instruction Tightly Coupled Memory (= ICCM)
JTAG	Joint Test Action Group
LSU	Load/Store Unit (part of core)
NMI	Non-Maskable Interrupt
PIC	Programmable Interrupt Controller
PLIC	Platform-Level Interrupt Controller
POR	Power-On Reset
RAM	Random Access Memory
RAS	Return Address Stack
ROM	Read-Only Memory
SECDED	Single-bit Error Correction/Double-bit Error Detection
SEDDED	Single-bit Error Detection/Double-bit Error Detection
SoC	System on Chip
TBD	To Be Determined
ТСМ	Tightly Coupled Memory (= CCM)

1 SweRV EH2 Core Overview

Note: SweRV EH2 does **NOT** support the AHB-Lite bus protocol. All references to AHB-Lite in this document should be ignored.

This chapter provides a high-level overview of the SweRV EH2 core and core complex. SweRV EH2 is a machine-mode (M-mode) only, 32-bit CPU core which supports RISC-V's integer (I), compressed instruction (C), multiplication and division (M), atomic (A) as well as instruction-fetch fence and CSR instructions (Z) extensions, (i.e., RV32IMACZicsr_Zifencei). The core is a 9-stage, dual-threaded, dual-issue, superscalar, mostly in-order pipeline with some out-of-order execution capability.

1.1 Features

The SweRV EH2 core complex's feature set includes:

- RV32IMACZicsr_Zifencei-compliant RISC-V core with branch predictor
- Optional instruction and data closely-coupled memories with ECC protection
- Optional 2- or 4-way set-associative instruction cache with parity or ECC protection (32- or 64-byte line size)
- Optional programmable interrupt controller supporting up to 255 external interrupts
- Four system bus interfaces for instruction fetch, data accesses, debug accesses, and external DMA
 accesses to closely-coupled memories (configurable as 64-bit AXI4 or AHB-Lite)
- Core debug unit compliant with the RISC-V Debug specification [3]
- 1.2GHz target frequency (for 16nm technology node)

1.2 Core Complex

Figure 1-1 depicts the core complex and its functional blocks which are described further in Section 1.3.




Figure 1-1 SweRV EH2 Core Complex

1.3 Functional Blocks

The SweRV EH2 core complex's functional blocks are described in the following sections in more detail.

1.3.1 Core

Figure 1-2 depicts the superscalar, dual-threaded, dual-issue 9-stage core pipeline supporting four arithmetic logic units (ALUs) labeled EX1 and EX4 in two pipelines I0 and I1, one load/store pipeline, one 3-cycle latency multiplier pipeline, and one out-of-pipeline 34-cycle latency divider. There are three stall points in the pipeline: 'Fetch1', 'Align', and 'Decode'. In the 'Align' stage, instructions are formed from 3 fetch buffers. In the 'Decode' stage, up to 2 instructions from 4 instruction buffers are decoded. In the 'Commit' stage, up to 2 instructions per cycle are committed. Finally, in the 'Writeback' stage, the architectural registers are updated.




Figure 1-2 SweRV EH2 Core Pipeline

1.4 Standard Extensions

The SweRV EH2 core implements the following RISC-V standard extensions:

Table 1-1 SweRV EH2's RISC-V Standard Extensions

Extension	Description	References
М	Integer multiplication and division	Chapter 7 in [1]
Α	Atomic instructions	Chapter 8 in [1]
С	Compressed instructions	Chapter 16 in [1]
Zicsr	Control and status register (CSR) instructions	Chapter 9 in [1]
Zifencei	Instruction-fetch fence	Chapter 3 in [1]

2 Memory Map

This chapter describes the memory map as well as the various memories and their properties of the SweRV EH2 core

2.1 Address Regions

The 32-bit address space is subdivided into sixteen fixed-sized, contiguous 256MB regions. Each region has a set of access control bits associated with it (see Section 2.8.1).

2.2 Access Properties

Each region has two access properties which can be independently controlled. They are:

- Cacheable: Indicates if this region is allowed to be cached or not.
- Side effect: Indicates if read/write accesses to this region may have side effects (i.e., non-idempotent accesses which may potentially have side effects on any read/write access; typical for I/O, speculative or redundant accesses must be avoided) or have no side effects (i.e., idempotent accesses which have no side effects even if the same access is performed multiple times; typical for memory). Note that stores with potential side effects (i.e., to non-idempotent addresses) cannot be combined with other stores in the core's write buffer.

2.3 Memory Types

There are two different classes of memory types mapped into the core's 32-bit address range, core local and system bus attached.

2.3.1 Core Local

2.3.1.1 ICCM and DCCM

Two dedicated memories, one for instruction and the other for data, are tightly coupled to the core. These memories provide low-latency access and SECDED ECC protection. Their respective sizes (4, 8, 16, 32, 48¹, 64, 128, 256, or 512KB) are set as arguments at build time of the core.

2.3.1.2 Local Memory-mapped Control/Status Registers

To provide control for regular operation, the core requires a number of memory-mapped control/status registers. For example, some external interrupt functions are controlled and serviced with accesses to various registers while the system is running.

2.3.2 Accessed via System Bus

2.3.2.1 System ROMs

The SoC may host ROMs which are mapped to the core's memory address range and accessed via the system bus. Both instruction and data accesses are supported to system ROMs.

2.3.2.2 System SRAMs

The SoC hosts a variety of SRAMs which are mapped to the core's memory address range and accessed via the system bus.

2.3.2.3 System Memory-mapped I/O

The SoC hosts a variety of I/O device interfaces which are mapped to the core's memory address range and accessed via the system bus.

_

¹ DCCM only

2.3.3 Mapping Restrictions

Core-local memories and system bus-attached memories must be mapped to different regions. Mapping both classes of memory types to the same region is not allowed.

Furthermore, it is recommended that all core-local memories are mapped to the same region.

2.4 Memory Type Access Properties

Table 2-1 specifies the access properties of each memory type. During system boot, firmware must initialize the properties of each region based on the memory type present in that region.

Note that some memory-mapped I/O and control/status registers may have no side effects (i.e., are idempotent), but characterizing all these registers as having potentially side effects (i.e., are non-idempotent) is safe.

Table 2-1 Access Properties for each Memory Type

Memory Type	Cacheable	Side Effect					
Core Local	Core Local						
ICCM	No	No					
DCCM	No	No					
Memory-mapped control/status registers	No	Yes					
Accessed via System Bus							
ROMs	Yes	No					
SRAMs	Yes	No					
I/Os	No	Yes					
Memory-mapped control/status registers	No	Yes					

Note: 'Cacheable = Yes' and 'Side Effect = Yes' is an illegal combination.

2.5 Memory Access Ordering

Note: All ordering information below applies to a single thread. No ordering is maintained between loads and stores of different harts.

Loads and stores to system bus-attached memory (i.e., accesses with no side effects, idempotent) and devices (i.e., accesses with potential side effects, non-idempotent) pass through a per-thread unified read/write buffer. The buffer is implemented as a FIFO.

2.5.1 Load-to-Load and Store-to-Store Ordering

All loads are sent to the system bus interface in program order. Also, all stores are sent to the system bus interface in program order.

2.5.2 Load/Store Ordering

2.5.2.1 Accesses with Potential Side Effects (i.e., Non-Idempotent)

When a load with potential side effects (i.e., non-idempotent) enters the read buffer, the entire write buffer is emptied, i.e., both stores with no side effects (i.e., idempotent) and with potential side effects (i.e., non-idempotent) are drained out. Loads with potential side effects (i.e., non-idempotent) are sent out to the system bus with their exact size.

Stores with potential side effects (i.e., non-idempotent) are neither coalesced nor forwarded to a load.

2.5.2.2 Accesses with No Side Effects (i.e., Idempotent)

Loads with no side effects (i.e., idempotent) are always issued as double-words and check the contents of the write buffer:

- 1. **Full address match** (all load bytes present in the write buffer): Data is forwarded from the write buffer. The load won't go out to the system bus.
- 2. **Partial address match** (some of the load bytes are in the write buffer): The entire write buffer is emptied, then the load request goes to the system bus.
- 3. **No match** (none of the bytes are in the write buffer): The load is presented to the system bus interface without waiting for the stores to drain.

2.5.2.3 Ordering of Store - Load with No Side Effects (i.e., Idempotent)

A fence instruction is required to order an older store before a younger load with no side effects (i.e., idempotent).

Note: All memory-mapped register writes must be followed by a fence instruction to enforce ordering and synchronization.

2.5.3 Fencing

2.5.3.1 Instructions

The fence.i instruction operates on the instruction memory and/or I-cache. This instruction causes a flush, a flash invalidation of the I-cache, and a refetch of the next program counter (RFNPC). The refetch is guaranteed to miss the I-cache. Note that since the fence.i instruction is used to synchronize the instruction and data streams, it also includes the functionality of the fence instruction (see Section 2.5.3.2).

2.5.3.2 Data

The fence instruction is implemented conservatively in SweRV EH2 to keep the implementation simple. It always performs the most conservative fencing, independent of the instruction's arguments. The fence instruction is presynced to make sure that there are no instructions in the LSU pipe. It stalls until the LSU indicates that the read buffer has been cleared as well as the store and write buffers have been fully drained (i.e., are empty). The fence instruction is only committed after all LSU buffers are idle and all outstanding bus transactions are completed.

2.5.4 Imprecise Data Bus Errors

All store errors as well as non-blocking load errors on the system bus are imprecise. The address of the first occurring imprecise data system bus error is logged and a non-maskable interrupt (NMI) is flagged for the first reported error only. For stores, if there are other stores in the write buffer behind the store which had the error, these stores are sent out on the system bus and any error responses are ignored. Similarly, for non-blocking loads, any error responses on subsequent loads sent out on the system bus are ignored. NMIs are fatal, architectural state is lost, and the core needs to be reset. The reset also unlocks the first error address capture register again.

Note: It is possible to unlock the first error address capture register with a write to an unlock register as well (see Section 2.8.4 for more details), but this may result in unexpected behavior.

2.6 Memory Protection

To eliminate issuing speculative accesses to the IFU and LSU bus interfaces, SweRV EH2 provides a rudimentary memory protection mechanism for instruction and data accesses outside of the ICCM and DCCM memory regions. Separate core build arguments for instructions and data are provided to enable and configure up to 8 address windows each.

An instruction fetch to a non-ICCM region must fall within the address range of at least one instruction access window for the access to be forwarded to the IFU bus interface. If at least one instruction access window is enabled, non-speculative fetch requests which are not within the address range of any enabled instruction access window cause a precise instruction access fault exception. If none of the 8 instruction access windows is enabled, the memory protection mechanism for instruction accesses is turned off. For the ICCM region, accesses within the ICCM's address range are allowed. However, any access not within the ICCM's address range results in a precise instruction access fault exception.

Similarly, a load/store access to a non-DCCM or non-PIC memory-mapped control register region must fall within the address range of at least one data access window for the access to be forwarded to the LSU bus interface. If at least

one data access window is enabled, non-speculative load/store requests which are not within the address range of any enabled data access window cause a precise load/store address misaligned or access fault exception. If none of the 8 data access windows is enabled, the memory protection mechanism for data accesses is turned off. For the DCCM and PIC memory-mapped control register region(s), accesses within the DCCM's or the PIC memory-mapped control register's address range are allowed. However, any access not within the DCCM's or PIC memory-mapped control register's address range results in a precise load/store address misaligned or access fault exception.

The configuration parameters for each of the 8 instruction and 8 data access windows are:

- Enable/disable instruction/data access window 0..7,
- a base address of the window (which must be 64B-aligned), and
- a mask specifying the size of the window (which must be an integer-multiple of 64 bytes minus 1).

See Section 16.1 for more information.

2.7 Exception Handling

Capturing the faulting effective address causing an exception helps assist firmware in handling the exception and/or provides additional information for firmware debugging. For precise exceptions, the faulting effective address is captured in the standard RISC-V mtval register (see Section 3.1.17 in [2]). For imprecise exceptions, the address of the first occurrence of the error is captured in a platform-specific error address capture register (see Section 2.8.3).

2.7.1 Imprecise Bus Error Non-Maskable Interrupt

Store bus errors are fatal and cause a non-maskable interrupt (NMI). The store bus error NMI has an mcause value of 0xF000 0000.

Likewise, non-blocking load bus errors are fatal and cause a non-maskable interrupt (NMI). The non-blocking load bus error NMI has an mcause value of 0xF000_0001.

Note: The address of the first store or non-blocking load error on the D-bus is captured in the mdseac register (see Section 2.8.3). The register is unlocked either by resetting the core after the NMI has been handled or by a write to the mdeau register (see Section 2.8.4). While the mdseac register is locked, subsequent D-bus errors are gated (i.e., they do not cause another NMI), but NMI requests originating external to the core are still honored.

Note: If store and non-blocking load bus errors are reported in the same clock cycle (i.e., the LSU's write and read buffers simultaneous indicate a bus error), the non-blocking load bus error has higher priority.

2.7.2 Correctable Error Local Interrupt

I-cache parity/ECC errors, ICCM correctable ECC errors, and DCCM correctable ECC errors are counted in separate correctable error counters (see Sections 3.5.1, 3.5.2, and 3.5.3, respectively). Each counter also has its separate programmable error threshold. If any of these counters has reached its threshold, a correctable error local interrupt is signaled. Firmware should determine which of the counters has reached the threshold and reset that counter.

A local-to-the-thread interrupt for correctable errors has pending (*mceip*) and enable (*mceie*) bits in bit position 30 of the standard RISC-V mip (see Table 11-2) and mie (see Table 11-1) registers, respectively. The priority is lower than the RISC-V External interrupt, but higher than the RISC-V Software and Timer interrupts (see Table 13-1). The correctable error local interrupt has an mcause value of 0x8000_001E (see Table 11-3).

2.7.3 Rules for Core-Local Memory Accesses

The rules for instruction fetch and load/store accesses to core-local memories are:

- 1. An instruction fetch access to a region
 - a. containing one or more ICCM sub-region(s) causes an exception if
 - i. the access is not completely within the ICCM sub-region, or
 - ii. the boundary of an ICCM to a non-ICCM sub-region and vice versa is crossed, even if the region contains a DCCM/PIC memory-mapped control register sub-region.
 - b. not containing an ICCM sub-region goes out to the system bus, even if the region contains a DCCM/PIC memory-mapped control register sub-region.
- 2. A load/store access to a region

- a. containing one or more DCCM/PIC memory-mapped control register sub-region(s) causes an exception if
 - i. the access is not completely within the DCCM/PIC memory-mapped control register sub-region, or
 - ii. the boundary of
 - 1. a DCCM to a non-DCCM sub-region and vice versa, or
 - 2. a PIC memory-mapped control register sub-region

is crossed,

even if the region contains an ICCM sub-region.

b. not containing a DCCM/PIC memory-mapped control register sub-region goes out to the system bus, even if the region contains an ICCM sub-region.

2.7.4 Core-Local / D-Bus Access Prediction

In SweRV EH2, a prediction is made early in the pipeline if the access is to a core-local address (i.e., DCCM or PIC memory-mapped register) or to the D-bus (i.e., a memory or register address of the SoC). The prediction is based on the base address (i.e., value of register *rs1*) of the load/store instruction. Later in the pipeline, the actual address is calculated also taking the offset into account (i.e., value of register *rs1* + *offset*). A mismatch of the predicted and the actual destination (i.e., a core-local or a D-bus access) results in a load/store access fault exception.

2.7.5 Unmapped Addresses

Table 2-2 Handling of Unmapped Addresses

Access	Core/Bus	Side Effect	Action	Comments	
Fetch	Core	N/A	Instruction access fault exception ^{2,3}	Precise exception	
reich	Bus	N/A	Instruction access fault exception ²	(e.g., address out-of-range)	
	Core	No	Load access fault exception ^{4,5}	Precise exception (e.g., address out-of-range)	
Load		No	Non-blocking load bus error NMI	Imprecise, fatal	
Bus		Yes	(see Section 2.7.1)	Capture store address in core bus interface	
	Core	No	Store/AMO access fault exception ^{4,5}	Precise exception	
Store		No	Store bus error NMI	Imprecise, fatal	
	Bus	Yes	(see Section 2.7.1)	Capture store address in core bus interface	
DMA Read	Due	NI/A	DMA alaya hua awar		
DMA Write	Bus	N/A	DMA slave bus error	Send error response to master	

Note: It is recommended to provide address gaps between different memories to ensure unmapped address exceptions are flagged if memory boundaries are inadvertently crossed.

² If any byte of an instruction is from an unmapped address, an instruction access fault precise exception is flagged.

³ Exception also flagged for fetches to the DCCM address range if located in the same region, or if located in different regions and no SoC address is a match.

⁴ Exception also flagged for PIC load/store not word-sized or address not word-aligned, and for AMO address not word-aligned or not in DCCM region.

⁵ Exception also flagged for loads/stores to the ICCM address range if located in the same region, or if located in different regions and no SoC address is a match.

2.7.6 Misaligned Accesses

General notes:

- The core performs a misalignment check during the address calculation.
- Accesses across region boundaries always cause a misaligned exception.
- Splitting a load/store from/to an address with no side effects (i.e., idempotent) is not of concern for SweRV FH2.

Table 2-3 Handling of Misaligned Accesses

Access	Core/Bus	Side Effect	Region Cross	Action	Comments
Fetch	Core	N/A		N/A	Not possible ⁶
Fetch	Bus	N/A		IV/A	Not possible
	Core	No		Load split into multiple DCCM read accesses	Split performed by core
Load	Bus	No		Load split into multiple bus transactions	Split performed by core
	bus	Yes	No Load address misaligned exception		Precise exception
	Core	No		Store split into multiple DCCM write accesses	Split performed by core
Store	Bus	No		Store split into multiple bus transactions	Split performed by core
		Yes		Store/AMO address misaligned exception	Precise exception
Fetch	N/A			N/A	Not possible ⁶
Load		N/A	Yes	Load address misaligned exception	Precise exception
Store				Store/AMO address misaligned exception	Precise exception
DMA Read	Bus	N/A	N/A	DMA slave bus error	Cond array reapones to master
DMA Write ⁷	Dus	IN/A	IN/A	DIVIA SIAVE DUS ETTOI	Send error response to master

⁶ Accesses to the I-cache or ICCM initiated by fetches never cross 16B boundaries. I-cache fills are always aligned to 64B. Misaligned accesses are therefore not possible.

⁷ This case is in violation with the write alignment rules specified in Section 2.14.2.

2.7.7 Uncorrectable ECC Errors

Table 2-4 Handling of Uncorrectable ECC Errors

Access	Core/Bus	Side Effect	Action	Comments
Fetch	Core	N/A	Instruction access fault exception	Precise exception (i.e., for oldest
reich	Bus	N/A	Instruction access fault exception	instruction in pipeline only)
	Core	No	Load access fault exception	Precise exception (i.e., for non-
	Cole	Yes	Load access fault exception	speculative load only)
Load		No	Non-blocking load bus error NMI (see Section 2.7.1)	Imprecise, fatal
	Bus	Yes		Capture store address in core bus interface
	Core	No	Store/AMO access fault exception	Precise exception (i.e., for non-
	Cole	Yes	Store/Aivio access fault exception	speculative store only)
Store		No	Store bus error NMI	Imprecise, fatal
	Bus	Yes	(see Section 2.7.1)	Capture store address in core bus interface
DMA Read	Bus	N/A	DMA slave bus error	Send error response to master

Note: DMA write accesses to the ICCM or DCCM always overwrite entire 32-bit words and their corresponding ECC bits. Therefore, ECC bits are never checked and errors not detected on DMA writes.

2.7.8 Correctable ECC/Parity Errors

Table 2-5 Handling of Correctable ECC/Parity Errors

Access	Core/Bus	Side Effect	Action	Comments
			For I-cache accesses: Increment correctable I-cache error counter in core If I-cache error threshold reached,	For all fetches from I-cache (i.e.,
			signal correctable error local interrupt (see Section 3.5.1)	out of pipeline, independent of actual instruction execution)
			Invalidate all cache lines of set	 For I-cache with tag/instruction ECC protection, single- and
			Perform RFPC flush	double-bit errors are recoverable
			Flush core pipeline	
			Refetch cache line from SoC memory	
	Core	N/A	For ICCM accesses:	
			Increment correctable ICCM error counter in core	
Fetch			If ICCM error threshold reached, signal correctable error local interrupt (see Section 3.5.2)	For all fetches from ICCM (i.e., out of pipeline, independent of actual instruction execution)
			Perform RFPC flush	ICCM errors trigger an RFPC (ReFetch PC) flush since in-line
			Flush core pipeline	correction would require an
			Write corrected data back to ICCM	additional cycle
			Refetch instruction(s) from ICCM	
		N/A	Increment correctable error counter in SoC	Errors in SoC memories are
	Bus		If error threshold reached, signal external interrupt	corrected at memory boundary and autonomously written back to
			Write corrected data back to SoC memory	memory array
		No	Increment correctable DCCM error counter in core	-
Load	Core	Yes	If DCCM error threshold reached, signal correctable error local interrupt (see Section 3.5.3) Write corrected data back to DCCM	 For non-speculative accesses only DCCM errors are in-line corrected and written back to DCCM
		No	Increment correctable error	
	Bus	Yes	 counter in SoC If error threshold reached, signal external interrupt Write corrected data back to SoC 	Errors in SoC memories are corrected at memory boundary and autonomously written back to memory array
			memory	

Access	Core/Bus	Side Effect	Action	Comments
Store	Core	No Yes	 Increment correctable DCCM error counter in core If DCCM error threshold reached, signal correctable error local interrupt (see Section 3.5.3) Write corrected data back to DCCM 	For non-speculative accesses only DCCM errors are in-line corrected and written back to DCCM
	store	No	Increment correctable error	
	Bus	Yes	 counter in SoC If error threshold reached, signal external interrupt Write corrected data back to SoC memory 	Errors in SoC memories are corrected at memory boundary and autonomously written back to memory array
DMA	Bus	N/A	 For ICCM accesses: Increment correctable ICCM error counter in core If ICCM error threshold reached, signal correctable error local interrupt (see Section 3.5.2) Write corrected data back to ICCM 	DMA read access errors to ICCM are in-line corrected and written back to ICCM
Read		Bus	IWA	 For DCCM accesses: Increment correctable DCCM error counter in core If DCCM error threshold reached, signal correctable error local interrupt (see Section 3.5.3) Write corrected data back to DCCM

Note: Counted errors could be from different, unknown memory locations.

Note: DMA write accesses to the ICCM or DCCM always overwrite entire 32-bit words and their corresponding ECC bits. Therefore, ECC bits are never checked and errors not detected on DMA writes.

2.8 Control/Status Registers

A summary of platform-specific control/status registers in CSR space:

- Region Access Control Register (mrac) (see Section 2.8.1)
- Memory Synchronization Trigger Register (dmst) (see Section 2.8.2)
- D-Bus First Error Address Capture Register (mdseac) (see Section 2.8.3)
- D-Bus Error Address Unlock Register (mdeau) (see Section 2.8.4)
- Machine Secondary Cause Register (mscause) (see Section 2.8.5)

All reserved and unused bits in these control/status registers must be hardwired to '0'. Unless otherwise noted, all read/write control/status registers must have WARL (Write Any value, Read Legal value) behavior.

2.8.1 Region Access Control Register (mrac)

A single region access control register is sufficient to provide independent control for 16 address regions.

Note: To guarantee that updates to the mrac register are in effect, if a region being updated is in the load/store space, a fence instruction is required. Likewise, if a region being updated is in the instruction space, a fence.i instruction (which flushes the I-cache) is required.

Note: The *sideeffect* access control bits are ignored by the core for load/store accesses to addresses mapped to core-local memories (i.e., DCCM and ICCM) and PIC memory-mapped control registers as well as for all instruction fetch accesses. The *cacheable* access control bits are ignored for instruction fetch accesses from addresses mapped to the ICCM, but not for any other addresses.

Note: The combination '11' (i.e., side effect and cacheable) is illegal. Writing '11' is mapped by hardware to the legal value '10' (i.e., side effect and non-cacheable).

This register is mapped to the non-standard read/write CSR address space and shared by the harts (i.e., one register per core).

Table 2-6 Region Access Control Register (mrac, at CSR 0x7C0)

Field	Bits	Description	Access	Reset		
Y = 015 (= F	Y = 015 (= Region)					
sideeffect Y	Y*2+1	Side effect indication for region <i>Y</i> : 0: No side effects (idempotent) 1: Side effects possible (non-idempotent)	R/W	0		
cacheable Y	Y*2	Caching control for region <i>Y</i> : 0: Caching not allowed 1: Caching allowed	R/W	0		

2.8.2 Memory Synchronization Trigger Register (dmst)

The dmst register provides triggers to force the synchronization of memory accesses. Specifically, it allows a debugger to initiate operations that are equivalent to the fence.i (see Section 2.5.3.1) and fence (see Section 2.5.3.2) instructions.

Note: This register is accessible in **Debug Mode only**. Attempting to access this register in machine mode raises an illegal instruction exception.

The fence_i and fence fields of the dmst register have W1R0 (Write 1, Read 0) behavior, as also indicated in the 'Access' column.

This register is mapped to the non-standard read/write CSR address space and hart-specific (i.e., a separate register per thread).

Table 2-7 Memory Synchronization Trigger Register (dmst, at CSR 0x7C4)

Field	Bits	Description	Access	Reset
Reserved	31:2	Reserved	R	0
fence	1	Trigger operation equivalent to fence instruction	R0/W1	0
fence_i	0	Trigger operation equivalent to fence.i instruction	R0/W1	0

2.8.3 D-Bus First Error Address Capture Register (mdseac)

The address of the first occurrence of a store or non-blocking load error on the D-bus is captured in the mdseac register. Latching the address also locks the register. While the mdseac register is locked, subsequent D-bus errors are gated (i.e., they do not cause another NMI), but NMI requests originating external to the core are still honored. The mdseac register is unlocked by either a core reset (which is the safer option) or by writing to the mdeau register (see Section 2.8.4).

Note: The NMI handler may use the value stored in the mcause register to differentiate between a D-bus store error, a D-bus non-blocking load error, and a core-external event triggering an NMI.

Note: Capturing an address of a store or non-blocking load D-bus error in the mdseac register is independent of the actual taking of an NMI due to the bus error. For example, if a request on the NMI pin arrives just prior to the detection of a store or non-blocking load error on the D-bus, the address of the bus error may still be logged in the mdseac register.

This register is mapped to the non-standard read-only CSR address space and hart-specific (i.e., a separate register per thread).

Table 2-8 D-Bus First Error Address Capture Register (mdseac, at CSR 0xFC0)

Field	Bits	Description	Access	Reset
erraddr	31:0	Address of first occurrence of D-bus store or non-blocking load error	R	0

2.8.4 D-Bus Error Address Unlock Register (mdeau)

Writing to the mdeau register unlocks the mdseac register (see Section 2.8.3) after a D-bus error address has been captured. This write access also reenables the signaling of an NMI for a subsequent D-bus error.

Note: Nested NMIs might destroy core state and, therefore, receiving an NMI should still be considered fatal. Issuing a core reset is a safer option to deal with a D-bus error.

The mdeau register has WAR0 (Write Any value, Read 0) behavior. Writing '0' is recommended.

This register is mapped to the non-standard read/write CSR address space and hart-specific (i.e., a separate register per thread).

Table 2-9 D-Bus Error Address Unlock Register (mdeau, at CSR 0xBC0)

Field	Bits	Description	Access	Reset
Reserved	31:0	Reserved	R0/WA	0

2.8.5 Machine Secondary Cause Register (mscause)

The mscause register, in conjunction with the standard RISC-V mcause register (see Section 11.1.2), allows the determination of the exact cause of a trap for cases where multiple, different conditions share a single trap code. The standard RISC-V mcause register provides the trap code and the mscause register provides supporting information about the trap to disambiguate different sources. Table 2-10 lists SweRV EH2's standard exceptions/interrupts (with white background), platform-specific local interrupts (with light gray background), and NMI causes (with dark gray background).

The mscause register has WLRL (Write Legal value, Read Legal value) behavior.

Implementation Note: SweRV EH2 implements only the 4 least-significant bits of the mscause register (i.e., mscause [3:0]). Writes to all higher bits are ignored, reads return 0 for those bits.

This register is mapped to the non-standard read/write CSR address space and hart-specific (i.e., a separate register per thread).

Table 2-10 Machine Secondary Cause Register (mscause, at CSR 0x7FF)

mcause	mcause Description	mscause (Rel. Priority) ⁸	mscause Description	Section(s)
		Exceptions		
		0x9 (2)	I-side fetch precise bus error	2.7.5 and 3.4
		0x1 (3)	I-side ICCM double-bit ECC error	2.7.7 and 3.4
0x1	Instruction access fault	0x2 (0)	I-side core-local ⁹ unmapped address error	2.7.5 and 3.4
		0x3 (1)	I-side access out of MPU range	2.6
0x2	Illegal instruction	0x0	None	
00	December of the state of the st	0x2	ebreak (not to Debug Mode)	
0x3	Breakpoint	0x1	Trigger hit ¹⁰ (not to Debug Mode)	
0.14	Load address misaligned	0x2 (0)	D-side load across region boundary	2.7.0
0x4		0x1 (1)	D-side size-misaligned load to non-idempotent address	2.7.6
	Load access fault	0x2 (0)	D-side core-local ¹¹ load unmapped address error	2.7.5 and 3.4
		0x1 (5)	D-side DCCM load double-bit ECC error	2.7.7 and 3.4
0x5		0x3 (1)	D-side load access out of MPU range	2.6
0.00		0x5 (2)	D-side load region prediction error	2.7.4
		0x6 (3)	D-side PIC ¹² load access error	2.7.5
		0x7 (4)	D-side AMO ¹³ load access error	2.7.5
00	Store/AMO address	0x2 (0)	D-side store across region boundary	2.7.6
0x6	misaligned	0x1 (1)	D-side size-misaligned store to non-idempotent address	2.7.6

⁸ Relative priority of load/store exceptions (0: highest priority).

⁹ Fetch access not within ICCM address range.

 $^{^{10}}$ Trigger hit can also be observed in bit 20 of ${\tt mtdata}{\it X}$ register.

¹¹ Load/store access not within DCCM or PIC memory-mapped register address ranges.

¹² PIC load/store not word-sized or address not word-aligned.

 $^{^{\}rm 13}$ AMO load or LR address not word-aligned or not in DCCM region.

mcause	mcause Description	mscause (Rel. Priority) ⁸	mscause Description	Section(s)			
0x7	Store/AMO access fault	0x2 (0)	D-side core-local ¹¹ store unmapped address error	2.7.5 and 3.4			
		0x1 (5)	D-side DCCM store double- bit ECC error	2.7.7 and 3.4			
		0x3 (1)	D-side store access out of MPU range	2.6			
		0x5 (2)	D-side store region prediction error	2.7.4			
		0x6 (3)	D-side PIC ¹² store access error	2.7.5			
		0x7 (4)	D-side AMO ¹⁴ store access error	2.7.5			
0xB	Environment call from M-mode	0x0	None				
Interrupts							
0x8000_0003	Machine software interrupt		Machine software	2.17			
0x8000_0007	Machine timer ¹⁵ interrupt		Machine timer				
0x8000_000B	Machine external interrupt		External interrupt	7			
0x8000_001C	Machine internal timer 1 local interrupt	0x0	Internal timer 1 local interrupt	5.3			
0x8000_001D	Machine internal timer 0 local interrupt		Internal timer 0 local interrupt				
0x8000_001E	Machine correctable error local interrupt		Correctable error local interrupt	2.7.2			
0x0000_0000			NMI pin assertion	2.16			
0xF000_0000		0x0	D-bus store error	2.7.1 and 2.16			
0xF000_0001			D-bus non-blocking load error				
0xF000_1000	NMI		Fast Interrupt double-bit ECC error	7.6.1 and 2.16			
0xF000_1001			Fast Interrupt DCCM region access error				
0xF000_1002			Fast Interrupt non-DCCM region				

Note: All other values are reserved.

¹⁴ AMO store or SC address not word-aligned or not in DCCM region.

¹⁵ Core external timer

2.9 Memory Address Map

Table 2-11 summarizes an example of the SweRV EH2 memory address map, including regions as well as start and end addresses for the various memory types.

Table 2-11 SweRV EH2 Memory Address Map (Example)

Region	Start Address	End Address	Memory Type	
0x0	0x0000_0000	0x0003_FFFF	Reserved	
	0x0004_0000	0x0005_FFFF	ICCM (region: 0, offset: 0x4000, size: 128KB)	
	0x0006_0000	0x0007_FFFF	Reserved	
	0x0008_0000	0x0009_FFFF	DCCM (region: 0, offset: 0x8000, size: 128KB)	
	0x000A_0000	0x0FFF_FFFF	Reserved	
0x1	0x1000_0000	0x1FFF_FFFF	System memory-mapped CSRs	
0x2	0x2000_0000	0x2FFF_FFFF		
0x3	0x3000_0000	0x3FFF_FFFF		
0x4	0x4000_0000	0x4FFF_FFFF		
0x5	0x5000_0000	0x5FFF_FFFF		
0x6	0x6000_0000	0x6FFF_FFFF		
0x7	0x7000_0000	0x7FFF_FFFF		
0x8	0x8000_0000	0x8FFF_FFFF	System SRAMs, system ROMs, and	
0x9	0x9000_0000	0x9FFF_FFFF	system ROMs, and system memory-mapped I/O device interfaces	
0xA	0xA000_0000	0xAFFF_FFFF		
0xB	0xB000_0000	0xBFFF_FFFF		
0xC	0xC000_0000	0xCFFF_FFFF		
0xD	0xD000_0000	0xDFFF_FFFF		
0xE	0xE000_0000	0xEFFF_FFFF		
0xF	0xF000_0000	0xFFFF_FFFF		

2.10 Atomics Support

The SweRV EH2 core supports the standard RISC-V Atomics (A) extension which includes instructions for atomic memory operations (amo*) as well as the Load-Reserved/Store-Conditional (lr/sc) instructions as defined in [1], Chapter 8.

Since the main purpose for including atomic operations in SweRV EH2 is to allow synchronization between the two harts (i.e., T0 and T1) of the core, these operations are limited to memory addresses mapped to the core's DCCM. If an atomic load or store operation's address is not word-aligned or not in the DCCM region, a load access fault exception or store/AMO access fault exception, respectively, is triggered (see Section 2.7.5 and Table 2-10).

Note that all atomic instructions (i.e., amo*, lr, and sc) have an implicit fence ahead of them¹⁶. This guarantees that all external loads and stores are finished before an atomic instruction is executed.

Also, SweRV EH2 supports only the conservative, sequentially consistent form of the lr and sc instructions. I.e., both aq and rl bits are always considered to be set, independent of the ordering preferences supplied in the lr/sc instruction.

Finally, the reservation made by a lr instruction executed on a hart (i.e., T0 or T1) is cleared in the following cases:

- A sc instruction to any address is executed on this hart,
- any store from another hart or the DMA slave to the reserved address of this hart,
- an interrupt or exception is flagged or an mret instruction is executed on this hart, or
- this hart is entering or exiting Debug Mode (i.e., the *db-halt* state (see Figure 6-1)) or Sleep (i.e., the *pmu/fw-halt* state (see Figure 6-1)).

Note: Atomic operations are available in single- and dual-thread SweRV EH2 core builds. This provides firmware a more consistent view for all SweRV EH2 cores.

2.11 Behavior of Loads to Side-Effect Addresses

Loads with potential side-effects won't stall the pipeline and may be committed before the data is returned from the system bus. Other loads and stores in the pipeline continue to be executed unless an instruction uses data from a pending side-effect load. Stalling the instruction control flow until a side-effect load has completed may be accomplished by either issuing a fence instruction or by generating a dependency on the load's data.

2.12 Partial Writes

Rules for partial writes handling are:

- Core-local addresses: The core performs a read-modify-write operation and updates ECC to core-local memories (i.e., I- and DCCMs).
- SoC addresses: The core indicates the valid bytes for each bus write transaction. The addressed SoC memory or device performs a read-modify-write operation and updates its ECC.

2.13 Speculative Bus Accesses

Deep core pipelines require a certain degree of speculation to maximize performance. The sections below describe instruction and data speculation in the SweRV EH2 core.

Note that speculative accesses to memory addresses with side effects may be entirely avoided by adding the build-argument-selected and -configured memory protection mechanism described in Section 2.6.

2.13.1 Instructions

Instruction cache misses on SweRV EH2 are speculative in nature. The core may issue speculatively fetch accesses on the IFU bus interface for an instruction cache miss in the following cases:

- due to an earlier exception or interrupt,
- due to an earlier branch mispredict,
- due to an incorrect branch prediction, and
- due to an incorrect Return Address Stack (RAS) prediction.

Issuing speculative accesses on the IFU bus interface is benign as long as the platform is able to handle accesses to unimplemented memory and to prevent accesses to SoC components with read side effects by returning random data and/or a bus error condition. The decision of which addresses are unimplemented and which addresses with potential side effects need to be protected is left to the platform.

¹⁶ The implicit fence applies even if an atomic instruction illegally targets an external address which triggers a load or store/AMO access fault exception.

Instruction fetch speculation can be limited, though not entirely avoided, by turning off the core's branch predictor including the return address stack. Writing a '1' to the *bpd* bit in the mfdc register (see Table 10-1) disables branch prediction including RAS.

2.13.2 Data

The SweRV EH2 core does not issue any speculative data accesses on the LSU bus interface.

2.14 DMA Slave Port

The Direct Memory Access (DMA) slave port is used for read/write accesses to core-local memories initiated by external masters. For example, external masters could be DMA controllers or other CPU cores located in the SoC.

2.14.1 Access

The DMA slave port allows read/write access to the core's ICCM and DCCM. However, the PIC memory-mapped control registers are not accessible via the DMA port.

2.14.2 Write Alignment Rules

For writes to the ICCM and DCCM through the DMA slave port, accesses must be 32- or 64-bit aligned, and 32 bits (word) or 64 bits (double-word), respectively, wide to avoid read-modify-write operations for ECC generation.

More specifically, DMA write accesses to the ICCM or DCCM must have a 32- or 64-bit access size and be aligned to their respective size. The only write byte enable values allowed for AXI4 are 0x0F, 0xF0, and 0xFF.

2.14.3 Quality of Service

Accesses to the ICCM and DCCM by the core have higher priority if the DMA FIFO is not full. However, to avoid starvation, the DMA slave port's DMA controller may periodically request a stall to get access to the pipe if a DMA request is continuously blocked.

The *dqc* field in the mfdc register (see Table 10-1) specifies the maximum number of clock cycles a DMA access request waits at the head of the DMA FIFO before requesting a bubble to access the pipe. For example, if *dqc* is 0, a DMA access requests a bubble immediately (i.e., in the same cycle); if *dqc* is 7 (the default value), a waiting DMA access requests a bubble on the 8th cycle. For a DMA access to the ICCM, it may take up to 3 additional cycles before the access is granted. Similarly, for a DMA access to the DCCM, it may take up to 4 additional cycles before the access is granted.

2.14.4 Ordering of Core and DMA Accesses

Accesses to the DCCM or ICCM by the core and the DMA slave port are asynchronous events relative to one another. There are no ordering guarantees between the core and the DMA slave port accessing the same or different addresses.

2.15 Reset Signal and Vector

The core provides a 31-bit wide input bus at its periphery for a reset vector. The SoC must provide the reset vector on the rst_vec[31:1] bus, which could be hardwired or from a register. The rst_1 input signal is active-low, asynchronously asserted, and synchronously deasserted (see also Section 14.3). When the core is reset, hart0 fetches the first instruction to be executed from the address provided on the reset vector bus. Note that the applied

¹⁷ More cycles may be needed in the uncommon case of the pipe currently handling a correctable ECC error for a core fetch request, which needs to be finished first.

reset vector must be pointing to the ICCM, if enabled, or a valid memory address, which is within an enabled instruction access window if the memory protection mechanism (see Section 2.6) is used.

Note: In the multi-threaded SweRV EH2, only hart0 (T0) immediately starts executing instructions coming out of reset. Hart1 (T1) remains idle until started by hart0 (see Section 4.3). The 'hart started' status is provided on the periphery of the core to allow other SoC IPs to determine if hart1 has been started (see Section 4.4.2).

Note: The core's 31 general-purpose registers (x1 - x31) are cleared on reset.

2.16 Non-Maskable Interrupt (NMI) Signal and Vector

The core provides a 31-bit wide input bus at its periphery for a non-maskable interrupt (NMI) vector. The SoC must provide the NMI vector on the nmi vec[31:1] bus, either hardwired or sourced from a register.

Note: NMI is entirely separate from the other interrupts and not affected by the selection of Direct vs Vectored mode.

The SoC may trigger an NMI by asserting the low-to-high edge-triggered, asynchronous <code>nmi_int</code> input signal. This signal must be asserted for at least two full core clock cycles to guarantee it is detected by the core since shorter pulses might be dropped by the synchronizer circuit. Furthermore, the <code>nmi_int</code> signal must be deasserted for a minimum of two full core clock cycles and then reasserted to signal the next NMI request to the core. If the SoC does not use the pin-asserted NMI feature, it must hardwire the <code>nmi_int</code> input signal to 0.

Note: See also Section 4.4.3 on steering NMI pin requests to either one or both threads.

In addition to NMIs triggered by the SoC, a core-internal NMI request is signaled when a D-bus store or non-blocking load error has been detected.

When the core receives either an SoC-triggered or a core-internal NMI request, it fetches the next instruction to be executed from the address provided on the NMI vector bus. The reason for the NMI request is reported in the mcause register according to Table 2-12.

Value mcause[31:0]	Description	Section
0x0000_0000	NMI pin assertion (nmi_int input signal)	see above
0xF000_0000	Machine D-bus store error NMI	2.7.1
0xF000_0001	Machine D-bus non-blocking load error NMI	2.1.1
0xF000_1000	Machine Fast Interrupt double-bit ECC error NMI	
0xF000_1001	Machine Fast Interrupt DCCM region access error NMI	7.6.1

Table 2-12 Summary of NMI mcause Values

2.17 Software Interrupts

0xF000 1002

The SweRV EH2 core provides a separate software-interrupt input signal for every unique hart within the core (see $soft_int[0/1]$ in Table 15-1). The $soft_int[0/1]$ signals are active-high, level-sensitive, asynchronous input signals which feed the corresponding msip (machine software-interrupt pending) bit of the standard RISC-V mip register (see Table 11-2). When the corresponding msip (machine software-interrupt enable) bit of the standard RISC-V mip register (see Table 11-1) is set, a machine software interrupt occurs for a given hart if the respective msip bit of the mip register is asserted.

The SoC must implement Machine Software Interrupt (MSI) memory-mapped I/O registers. These registers provide interrupt control bits which are directly connected to the respective <code>soft_int</code> pins of each core. Writing to the corresponding bit of one of these registers enables remote harts to trigger machine-mode interprocessor interrupts.

Machine Fast Interrupt non-DCCM region NMI

Each hart can read its own mhartid register (see Section 11.1.3) to determine the memory address of the associated memory-mapped MSI register within the platform. In this manner, an interrupt service routine can reset the corresponding memory-mapped MSI register bit before returning from a software interrupt.

3 Memory Error Protection

3.1 General Description

3.1.1 Parity

Parity is a simple and relatively cheap protection scheme generally used when the corrupted data can be restored from some other location in the system. A single parity check bit typically covers several data bits. Two parity schemes are used: even and odd parity. The total number of '1' bits are counted in the protected data word, including the parity bit. For even parity, the data is deemed to be correct if the total count is an even number. Similarly, for odd parity if the total count is an odd number. Note that double-bit errors cannot be detected.

3.1.2 Error Correcting Code (ECC)

A robust memory hierarchy design often includes ECC functions to detect and, if possible, correct corrupted data. The ECC functions described are made possible by Hamming code, a relatively simple yet powerful ECC code. It involves storing and transmitting data with multiple check bits (parity) and decoding the associated check bits when retrieving or receiving data to detect and correct errors.

The ECC feature can be implemented with Hamming based SECDED (Single-bit Error Correction and Double-bit Error Detection) algorithm. The design can use the (39, 32) code – 32 data bits and 7 parity bits depicted in Figure 7-1 below. In other words, the Hamming code word width is 39 bits, comprised of 32 data bits and 7 check bits. The minimum number of check bits needed for correcting a single-bit error in a 32-bit word is six. The extra check bit expands the function to detect double-bit errors as well.

ECC codes may also be used for error detection only if other means exist to correct the data. For example, the I-cache stores exact copies of cache lines which are also residing in SoC memory. Instead of correcting corrupted data fetched from the I-cache, erroneous cache lines may also be invalidated in the I-cache and refetched from SoC memory. A SEDDED (Single-bit Error Detection and Double-bit Error Detection) code is sufficient in that case and provides even better protection than a SECDED code since double-bit errors are corrected as well but requires fewer bits to protect each codeword. Note that flushing and refetching is the industry standard mechanism for recovering from I-cache errors, though commonly still referred to as 'SECDED'.




Figure 3-1 Conceptual Block Diagram - ECC in a Memory System

3.2 Selecting the Proper Error Protection Level

Choosing a protection level that is too weak might lead to loss of data or silent data corrupted, choosing a level that is too strong incurs additional chip die area (i.e., cost) and power dissipation. Supporting multiple protection schemes for the same design increases the design and verification effort.

Sources of errors can be divided into two major categories:

- Hard errors (e.g., stuck-at bits), and
- Soft errors (e.g., weak bits, cosmic-induced soft errors)

Selecting an adequate error protection level – e.g., none, parity, or ECC -- depends on the probability of an error to occur, which depends on several factors:

- Technology node
- SRAM structure size
- SRAM cell design
- Type of stored information
 - o E.g., instructions in I-cache can be refetched, but
 - o data might be lost if not adequately protected
- Stored information being used again after corruption

Typically, a FIT (Failure In Time) rate analysis is done to determine the proper protection level of each memory in a system. This analysis is based on FIT rate information for a given process and SRAM cell design which are typically available from chip manufacturer.

Also important is the SRAM array design. The SRAM layout can have an impact on if an error is correctable or not. For example, a single cosmic-induced soft error event may destroy the content of multiple bit cells in an array. If the destroyed bits are covered by the same codeword, the data cannot be corrected or possibly even detected. Therefore, the bits of each codeword should be physically spread in the array as far apart as feasibly possible. In a properly laid out SRAM array, multiple corrupted bits may result in several single-bit errors of different codewords which are correctable.

3.3 Memory Hierarchy

Table 3-1 summarizes the components of the SweRV EH2 memory hierarchy and their respective protection scheme.

Table 3-1 Memory Hierarchy Components and Protection

Memory Type	Abbreviation	Protection	Reason/Justification		
Instruction Cache	I-cache	Parity or SEDDED ECC ¹⁸ (data and tag)	Instructions can be refetched if error is detected		
Instruction Closely-Coupled Memory	ICCM		Large SRAM arrays		
Data Closely-Coupled Memory	DCCM	SECDED ECC	Data could be modified and is only		
Core-complex-external Memories	SoC memories		valid copy		

3.4 Error Detection and Handling

Table 3-2 summarizes the detection of errors, the recovery steps taken, and the logging of error events for each of the SweRV EH2 memories.

Note: Memories with parity or ECC protection must be initialized with correct parity or ECC. Otherwise, a read access to an uninitialized memory may report an error. The method of initialization depends on the organization and capabilities of the memory. Initialization might be performed by a memory self-test or depend on firmware to overwrite the entire memory range (e.g., via DMA accesses).

Note: If the DCCM is uninitialized, a load following a store to the same DCCM address may get incorrect data. If firmware initializes the DCCM, aligned word-sized stores should be used (because they don't check ECC), followed by a fence, before any load instructions to DCCM addresses are executed.

Copyright © 2020 Western Digital Corporation or its affiliates; Licensed under Apache-2.0

¹⁸ Some highly reliable/available applications (e.g., automotive) might want to use an ECC-protected I-cache, instead of parity protection. Therefore, SEDDED ECC protection is optionally provided in SweRV EH2 as well, selectable as a core build argument. Note that the I-cache area increases significantly if ECC protection is used.

Table 3-2 Error Detection, Recovery, and Logging

		Reco	overy	Log	ging	
Memory Type	Detection	Single-bit Error	Double-bit Error	Single-bit Error	Double-bit Error	
I-cache	Each 64-bit chunk of	For parity:				
	instructions protected with 4 parity bits (one per 16 consecutive bits) or 7 ECC bits • Each cache line tag protected with 1 parity bit or 5 ECC bits • Parity/ECC bits checked in pipeline	For instruction and tag parity errors, invalidate all cache lines of set Refetch cache line from SoC memory	Undetected	Increment I-cache correctable error counter¹9 If error counter has reached threshold, signal correctable error local interrupt (see Section 3.5.1)	No action	
		For ECC:				
		For instruction at double ECC error cache lines of se Refetch cache line memory ²⁰	ors, invalidate all et	 Increment I-cache correctable error counter¹⁹ If error counter has reached threshold, signal correctable error local interrupt (see Section 3.5.1) 		
ICCM	Each 32-bit chunk protected with 7 ECC bits ECC checked in pipeline	For fetches ²¹ : • Write corrected data/ECC back to ICCM • Refetch instruction from ICCM ²⁰ For DMA reads: • Correct error in-line • Write corrected data/ECC back to ICCM	Fatal error ²² (uncorrectable)	Increment ²¹ ICCM single-bit error counter If error counter has reached threshold, signal correctable error local interrupt (see Section 3.5.2)	For fetches ²² : Instruction access fault exception For DMA reads: Send error response on DMA slave bus to master	

¹⁹ It is unlikely, but possible that multiple I-cache parity/ECC errors are detected on a cache line in a single cycle, however, the I-cache single-bit error counter is incremented only by one.

²⁰ A RFPC (ReFetch PC) flush is performed since in-line correction would create timing issues and require an additional clock cycle as well as a different architecture.

²¹ All single-bit errors detected on fetches are corrected, written back to the ICCM, and counted, independent of actual instruction execution.

²² For oldest instruction in pipeline only.

		Reco	overy	Log	ging
Memory Type	Detection	Single-bit Error	Double-bit Error	Single-bit Error	Double-bit Error
DCCM	 Each 32-bit chunk protected with Correct error in-line Write²³ 	Fatal error ²⁴ (uncorrectable)	Increment ²³ DCCM single- bit error counter	For loads ²⁴ : Load access fault exception	
	7 ECC bitsECC checked in pipeline	corrected data/ECC back to DCCM		 If error counter has reached threshold, signal 	For stores ²⁴ : Store/AMO access fault exception
				correctable error local interrupt (see Section 3.5.3)	For DMA reads: Send error response on DMA slave bus to master
SoC memories	ECC checked at SoC memory boundary	mory • Send corrected	Data sent on bus with error indication	Increment SoC single-bit error counter local to memory	For fetches: Instruction access fault exception
				If error counter has reached threshold, signal external interrupt	For loads: Non-blocking load bus error NMI (see Section 2.7.1)
					For stores: Store bus error NMI (see Section 2.7.1)

General comments:

- No address information of each individual correctable error is captured.
- Stuck-at faults:
 - Stuck-at bits would cause the correctable error threshold to be reached relatively quickly but are only reported if interrupts are enabled.
 - o Use MBIST to determine exact location of the bad bit.
 - Because ICCM single-bit errors on fetches are not in-line corrected, SweRV EH2's ICCM implements two row's worth of redundant memory which is transparently managed in hardware.
 These extra rows help to avoid that a stuck-at bit may hang the core.

3.5 Core Error Counter/Threshold Registers

A summary of platform-specific core error counter/threshold control/status registers in CSR space:

- I-Cache Error Counter/Threshold Register (micect) (see Section 3.5.1)
- ICCM Correctable Error Counter/Threshold Register (miccmect) (see Section 3.5.2)

²³ For load/store accesses, the corrected data is written back to the DCCM and counted only if the load/store instruction retires (i.e., access is non-speculative and has no exception).

²⁴ For non-speculative accesses only.

• DCCM Correctable Error Counter/Threshold Register (mdccmect) (see Section 3.5.3)

All read/write control/status registers must have WARL (Write Any value, Read Legal value) behavior.

3.5.1 I-Cache Error Counter/Threshold Register (micect)

The micect register holds the I-cache error counter and its threshold. The count field of the micect register is incremented, if a parity/ECC error is detected on any of the cache line tags of the set or the instructions fetched from the I-cache. The thresh field of the micect register holds a pointer to a bit position of the count field. If the selected bit of the count field transitions from '0' to '1', the threshold is reached, and a correctable error local interrupt (see Section 2.7.2) is signaled.

Hardware increments the *count* field on a detected error. Firmware can non-destructively read the current *count* and *thresh* values or write to both these fields (e.g., to change the threshold and reset the counter).

Note: The counter may overflow if not serviced and reset by firmware.

Note: The correctable error local interrupt is not latched (i.e., "sticky"), but it stays pending until the counter overflows (i.e., as long as the *count* value is equal to or greater than the threshold value (= 2^{thresh})). When firmware resets the counter, the correctable error local interrupt condition is cleared.

This register is mapped to the non-standard read/write CSR address space and shared by the harts (i.e., one register per core).

Field	Bits	Description	Access	Reset
thresh	31:27	I-cache parity/ECC error threshold: 026: Value <i>i</i> selects <i>count[i]</i> bit 2731: Invalid (when written, mapped by hardware to 26)	R/W	0
count	26:0	Counter incremented if I-cache parity/ECC error(s) detected. If count[thresh] transitions from '0' to '1', signal correctable error local	R/W	0

Table 3-3 I-Cache Error Counter/Threshold Register (micect, at CSR 0x7F0)

interrupt (see Section 2.7.2).

3.5.2 ICCM Correctable Error Counter/Threshold Register (miccmect)

The miccmect register holds the ICCM correctable error counter and its threshold. The *count* field of the miccmect register is incremented, if a correctable ECC error is detected on either an instruction fetch or a DMA read from the ICCM. The *thresh* field of the miccmect register holds a pointer to a bit position of the *count* field. If the selected bit of the *count* field transitions from '0' to '1', the threshold is reached, and a correctable error local interrupt (see Section 2.7.2) is signaled.

Hardware increments the *count* field on a detected single-bit error. Firmware can non-destructively read the current *count* and *thresh* values or write to both these fields (e.g., to change the threshold and reset the counter).

Note: The counter may overflow if not serviced and reset by firmware.

Note: The correctable error local interrupt is not latched (i.e., "sticky"), but it stays pending until the counter overflows (i.e., as long as the *count* value is equal to or greater than the threshold value (= 2^{thresh})). When firmware resets the counter, the correctable error local interrupt condition is cleared.

Note: DMA accesses while in power management Sleep (pmu/fw-halt) or debug halt (db-halt) state may encounter ICCM single-bit errors. Correctable errors are counted in the miccmect error counter irrespective of the core's power state.

Note: In the unlikely case of a persistent single-bit error in the ICCM on a location needed for execution of the beginning of the ICCM correctable error local interrupt handler and the counter threshold is set to lower than 16 errors, forward progress may not be guaranteed.

This register is mapped to the non-standard read/write CSR address space and shared by the harts (i.e., one register per core).

Table 3-4 ICCM Correctable Error Counter/Threshold Register (miccmect, at CSR 0x7F1)

Field	Bits	Description	Access	Reset
thresh	31:27	ICCM correctable ECC error threshold: 026: Value <i>i</i> selects <i>count[i]</i> bit 2731: Invalid (when written, mapped by hardware to 26)	R/W	0
count	26:0	Counter incremented for each detected ICCM correctable ECC error. If count[thresh] transitions from '0' to '1', signal correctable error local interrupt (see Section 2.7.2).	R/W	0

3.5.3 DCCM Correctable Error Counter/Threshold Register (mdccmect)

The mdccmect register holds the DCCM correctable error counter and its threshold. The *count* field of the mdccmect register is incremented, if a correctable ECC error is detected on either a retired load/store instruction or a DMA read access to the DCCM. The *thresh* field of the mdccmect register holds a pointer to a bit position of the *count* field. If the selected bit of the *count* field transitions from '0' to '1', the threshold is reached, and a correctable error local interrupt (see Section 2.7.2) is signaled.

Hardware increments the *count* field on a detected single-bit error for a retired load or store instruction (i.e., a non-speculative access with no exception) or a DMA read. Firmware can non-destructively read the current *count* and *thresh* values or write to both these fields (e.g., to change the threshold and reset the counter).

Note: The counter may overflow if not serviced and reset by firmware.

Note: The correctable error local interrupt is not latched (i.e., "sticky"), but it stays pending until the counter overflows (i.e., as long as the *count* value is equal to or greater than the threshold value (= 2^{thresh})). When firmware resets the counter, the correctable error local interrupt condition is cleared.

Note: DMA accesses while in power management Sleep (pmu/fw-halt) or debug halt (db-halt) state may encounter DCCM single-bit errors. Correctable errors are counted in the mdccmect error counter irrespective of the core's power state.

This register is mapped to the non-standard read/write CSR address space and shared by the harts (i.e., one register per core).

Table 3-5 DCCM Correctable Error Counter/Threshold Register (mdccmect, at CSR 0x7F2)

Field	Bits	Description	Access	Reset
thresh	31:27	DCCM correctable ECC error threshold: 026: Value <i>i</i> selects <i>count[i]</i> bit 2731: Invalid (when written, mapped by hardware to 26)	R/W	0
count	26:0	Counter incremented for each detected DCCM correctable ECC error. If <i>count[thresh]</i> transitions from '0' to '1', signal correctable error local interrupt (see Section 2.7.2).	R/W	0

4 Multi-Threading

This chapter describes the SweRV EH2 core's multi-threading capability.

4.1 Features

The SweRV EH2's multi-threading features are:

- Support for two hardware threads (harts)
- After reset:
 - Start execution on only thread 0 (T0, master thread)
 - Thread 0 may then start execution on thread 1 (T1)
- Ability for firmware to probe total number of hardware threads supported by core
- Delegating NMI pin handling to either one of the two or both threads

4.2 Core Features with Multi-Threading Support

Many features provided by the SweRV EH2 core are affected by the core's multi-threading capabilities. The sections below provide a brief overview of the changes as well as cross-references to other sections with detailed descriptions, where appropriate.

4.2.1 Control/Status Registers and Memory-Mapped Registers

Many control/status registers (CSRs) as well as some memory-mapped registers are per thread, instead of per core. Each thread can only access its own copy of these registers, but not the other thread's copy. Some control/status registers (CSRs) as well as many memory-mapped registers are still per core and may be accessed by both threads.

In each register definition in this specification, information is provided if the register is per core or per thread. This information is also provided in the CSR and memory-mapped register summary tables (i.e., Table 7-15, Table 7-16, Table 12-1, Table 12-2, and Table 12-3).

4.2.2 Reset

SweRV EH2 provides a single reset pin (rst_1) and reset vector (rst_vec[31:1]). When the core comes out of reset, only hart0 (T0) immediately starts executing instructions. Hart1 (T1) remains idle until started by hart0 T0. See Section 4.3 below for details.

4.2.3 Non-Maskable Interrupt (NMI)

SweRV EH2 provides a single NMI pin (nmi_int) and NMI vector (nmi_vec[31:1]). The mnmipdel register (see Section 4.4.3 below) is used to steer NMI pin requests to either one or both threads.

4.2.4 Software Interrupts

SweRV EH2 provides separate software interrupt pins (soft_int[0/1]), one for each thread. See Section 2.17 for details.

4.2.5 Timer Interrupts

SweRV EH2 provides separate timer interrupt pins (timer_int[0/1]), one for each thread. The pins may be tied together or driven separately by the SoC. Timer interrupt requests signaled on these pins may be masked with the respective *mtie* bit of the thread-specific standard RISC-V mie register (see Table 11-1).

4.2.6 External Interrupts

SweRV EH2 provides a single multi-threading-enhanced PIC (see Section 7.3.3). Each external interrupt source *S* can be individually controlled to delegate incoming interrupt requests to one of the two threads (see Section 7.11.14).

4.2.7 Power Management

SweRV EH2 provides per-thread independent power management and debug control functionally, including the ability for firmware running on a thread to independently enter the Sleep (pmu/fw-halt) state.

4.3 Thread Management

4.3.1 Multi-Threading Control Registers

SweRV EH2 provides two multi-threading control registers. The mhartnum register (see Section 4.4.1 below) enables firmware running on a thread to inquire about the core's threading capability. The mhartstart register (see Section 4.4.2 below) allows hart0 (T0) to start hart1 (T1) after reset.

4.3.2 Basic Startup and Run Flow

By convention, hart0 (T0) is the master hart coming out of reset. The master hart0 is the only hart per core which starts running after a system reset (i.e., only the *start0* bit of the mhartstart register (see Section 4.4.2 below) is set to '1' on system reset). When other harts are started by hart0, each hart may perform a fork and begin thread-specific execution.

Steps performed coming out of reset:

- 1. Master hart0 starts up.
- 2. It executes the startup code the reset vector is pointing at.
- 3. It then sets up data structures in memory for slave hart1 (T1):
 - E.g., scratchpad, stack, vector tables and handlers, and memory allocation.
 - Code to execute (i.e., jump tables and targets).
- 4. Master hart writes start1 bit of the mhartstart register to '1' to enable slave hart1.
- 5. Slave hart1 starts up at shared reset vector.
 - This implies a common boot code.
- 6. Slave hart1 queries its mhartid register (see Section 11.1.3) and jumps to its unique startup code.
 - Startup code was set up by master hart0 or preloaded.

4.3.3 Communication Between Harts

Harts may communicate with each other through common shared memory. Since the two harts of a SweRV EH2 core shared one DCCM, using atomic operations on DCCM memory addresses is an efficient approach for the small number of harts of a single core to communicate.

Multi-core communication may rely on the use of SoC memory and some platform-specific external interlock mechanism to facilitate atomic operations.

4.3.4 Inter-Processor Interrupts

The SweRV EH2 core supports the standard RISC-V software interrupt mechanism which may be used to interrupt other harts and trigger a look-up of shared memory data structures to communicate between harts. The DCCM is the preferred shared memory due to its low latency for communication between harts of the same core.

Note that there is no mechanism to peek and poke another hart's state (i.e., no access to another hart's CSRs, registers, etc.).

4.4 Control/Status Registers

A summary of platform-specific control/status registers in CSR space:

- Total Number of Harts Register (mhartnum) (see Section 4.4.1)
- Hart Start Control Register (mhartstart) (see Section 4.4.2)
- NMI Pin Delegation Register (mnmipdel) (see Section 4.4.3)

All reserved and unused bits in these control/status registers must be hardwired to '0'. Unless otherwise noted, all read/write control/status registers must have WARL (Write Any value, Read Legal value) behavior.

4.4.1 Total Number of Harts Register (mhartnum)

The mhartnum register is the 32-bit wide status register which provides the value of the total number of harts supported by the core. This allows firmware running on the core to probe the number of hardware threads provided by this core.

This register is mapped to the non-standard read-only CSR address space and shared by the harts (i.e., one register per core).

Table 4-1 Total Number of Harts Register (mhartnum, at CSR 0xFC4)

Field	Bits	Description	Access	Reset
Reserved	31:2	Reserved	R	0
hartnum	1:0	Total number of harts in this core Note: Depending on core build argument, SweRV EH2 provides either 1 (T0) or 2 (T0 and T1) hardware threads	Я	2 (dual- thread core) 1 (single- thread core)

4.4.2 Hart Start Control Register (mhartstart)

The mhartstart register is the 32-bit wide control/status register to start a hart and to provide 'running' status information of the harts. Only hart T0 is running after reset by default. After setting up the data structures for hart T1, hart T0 sets the *start1* bit of this register to start hart T1. Either hart may read this register to inquire about the 'running' status of the harts.

Note: A hart may only be started, but not stopped (i.e., hart T0 is always running; if hart T1 is started, it stays running).

Note: The values of the start0 and start1 bits of this register are provided on the periphery of the core (i.e., $dec_tlu_mhartstart[0/1]$ pins) to allow other SoC IPs to determine if hart T1 has been started.

Note: For hart T1, the mcycle performance counter and mitcntX internal timer counters are held in reset until hart T1 has been started (i.e., has exited the idle state).

This register is mapped to the non-standard read/write CSR address space and shared by the harts (i.e., one register per core).

Table 4-2 Hart Start Control Register (mhartstart, at CSR 0x7FC)

Field	Bits	Description	Access	Reset
Reserved	31:2	Reserved	R	0
start1	1	Hart start control and status for thread T1 (exported on dec_tlu_mhartstart[1] pin) Note: Not implemented for single-thread SweRV EH2 instantiations	R/W1 (dual- thread core) R (single- thread core)	0
start0	0	Hart start status for thread T0 (exported on dec_tlu_mhartstart[0] pin)	R	1

4.4.3 NMI Pin Delegation Register (mnmipdel)

The mnmipdel register is the 32-bit wide control/status register to delegate the handling of a pin-initiated NMI to either one of the harts or both harts. Since the core has a single NMI pin, this register enables the flexibility to steer the handling of a pin-initiated NMI to a specific hart or harts. Either hart may read this register to inquire which hart (or harts) has been delegated to handle a pin-initiated NMI.

Note: Hardware enforces that at least one of the NMI delegation control bits is '1'. Attempts to clear the last enabled control bit of the mnmipdel register are ignored.

Note: If the mnmipdel register is written by hart0 (T0) to delegate NMI pin requests to be handled solely by hart1 (T1), but hart1 has not been started yet (see Section 4.4.2 above), the handling of an NMI pin request may be delayed until hart1 has been started.

This register is mapped to the non-standard read/write CSR address space and shared by the harts (i.e., one register per core).

Table 4-3 NMI Pin Delegation Register (mnmipdel, at CSR 0x7FE)

Field	Bits	Description	Access	Reset
Reserved	31:2	Reserved	R	0
nmipdel1	1	Assertion of NMI pin handled by hart T1 Note: Not implemented for single-thread SweRV EH2 instantiations	R/W (dual-thread core) R (single-thread core)	0
nmipdel0	0	Assertion of NMI pin handled by hart T0	R/W	1

5 Internal Timers

This chapter describes the internal timer feature of the SweRV EH2 core.

5.1 Features

The SweRV EH2's internal time features are:

- Two independently controlled 32-bit timers per thread
 - Dedicated counter
 - Dedicated bound
 - Dedicated control to enable/disable incrementing generally, during power management Sleep, and while executing PAUSE
 - o Enable/disable local interrupts (in standard RISC-V mie register)
- Cascade mode to form a single 64-bit timer

5.2 Description

The SweRV EH2 core implements two internal timers per thread. The mitcht0 and mitcht1 registers (see Section 5.4.1) are 32-bit unsigned counters. Each counter also has a corresponding 32-bit unsigned bound register (i.e., mitb0 and mitb1, see Section 5.4.2) and control register (i.e., mitct10 and mitct11, see Section 5.4.3).

All registers are cleared at reset unless otherwise noted. After reset, the counters start incrementing the next clock cycle if the increment conditions are met. All registers can be read as well as written at any time. The mitcnt0/1 and mitb0/1 registers may be written to any 32-bit value. If the conditions to increment are met, the corresponding counter mitcnt0/1 increments every clock cycle.

Cascade mode (see Section 5.4.3) links the two counters together. The mitcht1 register is only incremented when the conditions to increment mitcht1 are met and the mitcht0 register is greater than or equal to the bound in its mitb0 register.

For each timer, a local interrupt (see Section 5.3) is triggered when that counter is at or above its bound. When a counter is at or above its bound, it gets cleared the next clock cycle (i.e., the interrupt condition is not sticky).

Note: If the thread is in Debug Mode and being single-stepped, it may take multiple clock cycles to execute a single instruction. If the conditions to increment are met, the counter increments for every clock cycle it takes to execute a single instruction. Therefore, every executed single-stepped instruction in Debug Mode may result in multiple counter increments.

Note: If the thread is in the Debug Mode's Halted (i.e., db-halt) state, an internal timer interrupt won't transition the thread back to the Active (i.e., Running) state.

Note: Hart T0 is enabled at powerup. The timer registers of hart T1 cannot be programmed until hart T1 has exited the Idle state.

5.3 Internal Timer Local Interrupts

Local-to-the-thread interrupts for internal timer 0 and 1 have pending²⁵ (*mitip0/1*) and enable (*mitie0/1*) bits in bit positions 29 (for internal timer 0) and 28 (for internal timer 1) of the standard RISC-V mip (see Table 11-2) and mie (see Table 11-1) registers, respectively. The priority is lower than the RISC-V External, Software, and Timer interrupts (see Table 13-1). The internal timer 0 and 1 local interrupts have an mcause value of 0x8000_001D (for internal timer 0) and 0x8000_001C (for internal timer 1) (see Table 11-3).

Note: If both internal timer interrupts occur in the same cycle, internal timer 0's interrupt has higher priority than internal timer 1's interrupt.

²⁵ Since internal timer interrupts are not latched (i.e., not "sticky") and these local interrupts are only signaled for one core clock cycle, it is unlikely that they are detected by firmware in the mip register.

Note: A common interrupt service routine may be used for both interrupts. The mcause register value differentiates the two local interrupts.

5.4 Control/Status Registers

A summary of platform-specific internal timer control/status registers in CSR space:

- Internal Timer Counter 0 / 1 Register (mitcnt0/1) (see Section 5.4.1)
- Internal Timer Bound 0 / 1 Register (mitb0/1) (see Section 5.4.2)
- Internal Timer Control 0 / 1 Register (mitctl0/1) (see Section 5.4.3)

All reserved and unused bits in these control/status registers must be hardwired to '0'. Unless otherwise noted, all read/write control/status registers must have WARL (Write Any value, Read Legal value) behavior.

5.4.1 Internal Timer Counter 0 / 1 Register (mitcnt0/1)

The mitcht0 and mitcht1 registers are the counters of the internal timer 0 and 1, respectively.

The conditions to increment a counter are:

- The enable bit in the corresponding mitctl0/1 register is '1',
- if the thread is in Sleep (i.e., pmu/fw-halt) state, the *halt_en* bit in the corresponding mitctl0/1 register is '1'.
- if the thread is paused, the pause en bit in the corresponding mitctl0/1 register is '1', and
- the thread is not in Debug Mode, except while executing a single-stepped instruction.

A counter is cleared if its value is greater than or equal to its corresponding mitb0/1 register.

These registers are mapped to the non-standard read/write CSR address space and hart-specific (i.e., separate registers per thread).

Table 5-1 Internal Timer Counter 0 / 1 Register (mitcnt0/1, at CSR 0x7D2 / 0x7D5)

Field	Bits	Description	Access	Reset
count	31:0	Counter	R/W	0

5.4.2 Internal Timer Bound 0 / 1 Register (mitb0/1)

The mitb0 and mitb1 registers hold the upper bounds of the internal timer 0 and 1, respectively.

These registers are mapped to the non-standard read/write CSR address space and hart-specific (i.e., separate registers per thread).

Table 5-2 Internal Timer Bound 0 / 1 Register (mitb0/1, at CSR 0x7D3 / 0x7D6)

Field	Bits	Description	Access	Reset
bound	31:0	Bound	R/W	0xFFFF_FFFF

5.4.3 Internal Timer Control 0 / 1 Register (mitctl0/1)

The mitctl0 and mitctl1 registers provide the control bits of the internal timer 0 and 1, respectively.

Note: When in cascade mode, it is highly recommended to program the *enable*, *halt_en*, and *pause_en* control bits of the mitctl1 register the same as the mitctl0 register.

These registers are mapped to the non-standard read/write CSR address space and hart-specific (i.e., separate registers per thread).

Table 5-3 Internal Timer Control 0 / 1 Register (mitctl0/1, at CSR 0x7D4 / 0x7D7)

Field	Bits	Description	Access	Reset
Reserved	31:4	Reserved	R	0
cascade (mitctl1 only)	3	Cascade mode: 0: Disable cascading (i.e., both internal timers operate independently) (default) 1: Enable cascading (i.e., internal timer 0 and 1 are combined into a single 64-bit timer)	R/W	0
pause_en	2	Enable/disable incrementing timer counter while executing PAUSE: 0: Disable incrementing (default) 1: Enable incrementing Note: If '1' and the thread is pausing (see Section 6.6.2), an internal timer interrupt terminates PAUSE and regular execution is resumed.	R/W	0
halt_en	1	Enable/disable incrementing timer counter while in Sleep (i.e., pmu/fw-halt) state: 0: Disable incrementing (default) 1: Enable incrementing Note: If '1' and the thread is in Sleep (i.e., pmu/fw-halt) state, an internal timer interrupt transitions the thread back to the Active (i.e., Running) state and regular execution is resumed.	R/W	0
enable	0	Enable/disable incrementing timer counter: 0: Disable incrementing 1: Enable incrementing (default)	R/W	1

6 Power Management and Multi-Core Debug Control

This chapter specifies the power management and multi-core debug control functionality provided or supported by the SweRV EH2 core. Also documented in this chapter is how debug may interfere with core power management.

6.1 Features

SweRV EH2 supports and provides the following power management and multi-core debug control features:

- Support for three system-level power states: Active (C0), Sleep (C3), Power Off (C6)
- Firmware-initiated halt to enter sleep state (separate per thread)
- · Fine-grain clock gating in active state
- Enhanced clock gating in sleep state
- Halt/run control interface to/from SoC Power Management Unit (PMU)
- Signal indicating that thread is halted (separate per thread)
- Halt/run control interface to/from SoC debug Multi-Processor Controller (MPC) to enable cross-triggering in multi-core chips
- Timeout-based mechanism to force Debug Halt state by terminating hung bus transactions
- Signals indicating that thread is in Debug Mode and thread hit a breakpoint
- PAUSE feature to help avoid firmware spinning (separate per thread)

6.2 Thread Control Interfaces

SweRV EH2 provides two control interfaces, one for power management and one for multi-core debug control, which enable the thread to be controlled by other SoC blocks.

6.2.1 Power Management

The power management interface enables an SoC-based Power Management Unit (PMU) to:

- Halt (i.e., enter low-power sleep state) or restart (i.e., resume execution) the thread, and
- get an indication when the thread has gracefully entered the sleep state.

The power management interface signals are described in Table 6-3.

6.2.2 Multi-Core Debug Control

The multi-core debug control interface enables an SoC-based Multi-Processor Controller (MPC) to:

- Control the reset state of the thread (i.e., either start executing or enter Debug Mode),
- halt (i.e., enter Debug Mode) or restart (i.e., resume execution) the thread,
- · get an indication when the thread is in Debug Mode, and
- cross-trigger other cores or threads when this thread has entered Debug Mode due to a software or a hardware breakpoint.

The multi-core debug control interface signals are described in Table 6-4.

6.3 Thread Support

Each thread's power management and debug actions are separate from the other. Consequently, the SweRV EH2 core provides separate per-thread PMU and MPC control interfaces. Also, each thread may enter and exit firmware-initiated halt independently of each other.

In addition, a reset of the core affects the two threads differently. Hart0 (the master thread) starts executing (or enters Debug Mode) immediately when reset is deasserted, but hart1 remains idle. It is hart0's responsibility to initialize hart1's data structures before starting hart1.

The SweRV EH2 core also provides 'hart started' indication signals on its periphery to allow other SoC IPs to determine if hart1 has been started.

Note: While hart1 is in the idle state, it does not acknowledge PMU or MPC requests. These requests stay pending until hart1 has been started. At that point, it behaves the same way as hart0 does out of reset.

Note: For hart1, the mcycle performance counter and mitcntX internal timer counters are held in reset until hart1 has been started (i.e., has exited the idle state).

6.4 Power States

From a system's perspective, threads may be placed in one of three power states: Active (C0), Sleep (C3), and Power Off (C6). Per-thread Active and Sleep states require hardware support from the core, but in the Power Off state the core is power-gated so no special hardware support is needed.

Figure 6-1 depicts and Table 6-2 describes the thread activity states as well as the events to transition between them.




Figure 6-1 SweRV EH2 Core Activity States

Note: 'Thread Quiesced' implies that no new instructions are executed and all outstanding thread-initiated bus transactions are completed (i.e., the read buffer and the write buffer are empty, and all outstanding I-cache misses are finished). Note that the store queue and the DMA FIFO might not be empty due to on-going DMA transactions.

Table 6-1 Per-Thread Debug Resume Requests

Thread-Internal State						
Debug Resume	Debug Halt	MPC Halt	MPC Run	Halted (This Cycle)	Halted (Next Cycle)	Comments
0	0	0	0	0	0	No request for Debug Mode entry
0	0	0	1			No action required from core (requires coordination outside of core)
0	0	1	0	1	1	Waiting for MPC Run (thread remains in 'db-halt' state)
0	0	1	1	1	0	MPC Run Ack
0	1	0	0	1	1	Waiting for Debug Resume (thread remains in 'db-halt' state)
0	1	0	1			No action required from core (requires coordination outside of core)
0	1	1	0	1	1	Waiting for both MPC Run and Debug Resume (thread remains in 'db-halt' state)
0	1	1	1	1	1	Waiting for Debug Resume (thread remains in 'db-halt' state)
1	0	0	0			No action required from core (requires coordination outside of core)
1	0	0	1			No action required from core (requires coordination outside of core)
1	0	1	0			No action required from core (requires coordination outside of core)
1	0	1	1			No action required from core (requires coordination outside of core)
1	1	0	0	1	0	Debug Resume Ack
1	1	0	1			No action required from core (requires coordination outside of core)
1	1	1	0	1	1	Waiting for MPC Run (thread remains in 'db-halt' state)
1	1	1	1	1	0	Debug Resume Ack and MPC Run Ack

Note: While in 'db-halt' state, hardware ignores Debug Resume requests if the corresponding 'Debug Halt' state is not '1'. Likewise, hardware ignores MPC Debug Run requests if the corresponding 'MPC Halt' state is not '1'.

Note: The thread-internal state bits are cleared upon exiting Debug Mode.

Note: In the period between an MPC Debug Halt request and an MPC Debug Run request, thread debug single-step actions are ignored.

Note: Even if the thread is already in Debug Mode due to a previous MPC Debug Halt request, a thread debugger must initiate a debug halt (i.e., Thread Debug Halt request) before it may start issuing other debug commands. However, if Debug Mode was entered due to a thread debug breakpoint, a Thread Debug Halt request is not required.

Note: An MPC Debug Halt request may only be signaled when the thread is either not in Debug Mode or is already in Debug Mode due to a previous Thread Debug Halt request or a debug breakpoint or trigger. Also, an MPC Debug Run request may only be signaled when the thread is in Debug Mode due to either a previous MPC Debug Halt

request, a previous Thread Debug Halt request, or a debug breakpoint or trigger. Issuing more than one MPC Debug Halt requests in succession or more than one MPC Debug Run requests in succession is a protocol violation.

Table 6-2 Thread Activity States

	Activ	e (C0)	Sleep (C3)
	Running	Hal	Ited
		db-halt	pmu/fw-halt
State Description	Thread operating normally	Thread halted in Debug Mode	Thread halted by PMU halt request or by thread firmware-initiated halt
Power Savings	Fine-grain clock gating integrated in core minimizes power consumption during regular operation	Fine-grain clock gating	Enhanced clock gating in addition to fine-grain clock gating
DMA Access		DMA accesses allowed	
State Indication	• cpu_halt_status[0/1] is low	• cpu_halt_status[0/1] is low	• cpu_halt_status[0/1] is high
	 debug_mode_status[0/ 1] is low (except for Thread Debug Resume request with Single Step action) 	• debug_mode_status[0/ 1] is high	• debug_mode_status[0/ 1] is low
Internal Timer Counters	mitcnt0/1 incremented every core clock cycle (also during execution of instructions while single- stepping in Debug Mode)	mitcnt0/1 not incremented	Depends on halt_en bit in mitct10/1 registers: 0: mitcnt0/1 not incremented 1: mitcnt0/1 incremented every core clock cycle
Machine Cycle Performance- Monitoring Counter ²⁶	mcycle incremented every core clock cycle	Depends on stopcount bit in dcsr (Debug Control and Status Register) register: 0: mcycle incremented every core clock cycle 1: mcycle not incremented	mcycle not incremented

 $^{^{26}}$ Note that the mcycle/mcycleh registers are implemented per thread (i.e., per hart) in the SweRV EH2 core, whereas in other cores these registers may be implemented per core.

6.5 Power Control

The priority order of simultaneous halt requests is as follows:

- 1. Any thread debug halt action:
 - a. Thread debug halt request
 - b. Thread debug single step
 - c. Thread debug breakpoint
 - d. Thread debug trigger

or MPC debug halt request

2. PMU halt request or thread firmware-initiated halt

If the PMU sends a halt request while the thread is in Debug Mode, the thread disregards the halt request. If the PMU's halt request is still pending when the thread exits Debug Mode, the request is honored at that time. Similarly, thread firmware can't initiate a halt while in Debug Mode. However, it is not possible for a thread firmware-initiated halt request to be pending when the thread exits Debug Mode.

Important Note: There are two separate sources of debug operations: the hart (thread) itself which conforms to the standard RISC-V Debug specification [3], and the Multi-Processor Controller (MPC) IP block which provides multi-core debug capabilities. These two sources may interfere with each other and need to be carefully coordinated on a higher level outside the core. Unintended behavior might occur if simultaneous debug operations from these two sources are not synchronized (e.g., MPC requesting a resume during the execution of an abstract command initiated by the debugger attached to the JTAG port).

6.5.1 Debug Mode

Debug Mode must be able to seize control of the thread. Therefore, debug has higher priority than power control.

Debug Mode is entered under any of the following conditions:

- Thread debug halt request
- Thread debug single step
- Thread debug breakpoint with halt action
- Thread debug trigger with halt action
- Multi-core debug halt request (from MPC)

Debug Mode is exited with:

- Thread debug resume request with no single step action
- Multi-core debug run request (from MPC)

The state 'db-halt' is the only halt state allowed while in Debug Mode.

6.5.1.1 Single Stepping

A few notes about executing single-stepped instructions:

- Executing instructions which attempt to exit Debug Mode are ignored (e.g., writing to the mpmc register requesting to halt the thread does not transition the thread to the pmu/fw-halt state).
- Accesses to D-mode registers are illegal, even though the thread is in Debug Mode.

6.5.1.2 Forced Debug Halt

Upon receiving a debug halt request (i.e., either a Thread Debug or MPC Debug Halt request, or a breakpoint or trigger to Debug Mode), the thread is typically quiesced before the Debug Halt (db-halt) state is entered. However, LSU or IFU bus transactions may not complete due to SoC or other issues outside the core which may stop the thread from executing. This may prevent the thread from entering the Debug Halt state after a debug halt request has been received. To enable a debugger taking control of the thread, ongoing LSU and IFU bus transactions may be terminated after a programmable timeout period (see Section 6.6.3) has passed, forcing the thread into the Debug Halt state. Once the debugger has control of the thread, it may read a status register (see Section 6.6.4) to inquire if LSU or IFU bus transactions have been terminated and data might have been lost.

Note: This feature is targeted at allowing a debugger to take control of a hung thread. Therefore, the timeout period should be set high enough to cover any reasonable delay incurred by any access to SoC memory locations and devices. This should include potential additional delays due to congestion in the interconnect and other possible

temporary conditions. If the timeout period is long enough for all outstanding transactions to gracefully finish, program execution may be resumed after debugging has been performed. However, if any outstanding transactions are prematurely forced to terminate, successfully resuming program execution after debug should not be expected because the data of terminated transactions may have been lost and possibly even a reset of the SoC might be necessary to bring the system back into a consistent state.

6.5.2 Thread Power and Multi-Core Debug Control and Status Signals

Figure 6-2 depicts the power and multi-core debug control and status signals which connect the SweRV EH2 core to the PMU and MPC IPs. Signals from the PMU and MPC to the core are asynchronous and must be synchronized to the core clock domain. Similarly, signals from the core are asynchronous to the PMU and MPC clock domains and must be synchronized to the PMU's or MPC's clock, respectively.

Note: The synchronizers of the $cpu_run_req[0/1]$ signals must not be clock-gated. Otherwise, the thread may not be woken up again via the PMU interface.




Figure 6-2 SweRV EH2 Power and Multi-Core Debug Control and Status Signals

6.5.2.1 Power Control and Status Signals

There are three types of signals between the Power Management Unit and the SweRV EH2 core, as described in Table 6-3. All signals are active-high.

Table 6-3 SweRV EH2 Power Control and Status Signals

Signal(s)	Description
<pre>cpu_halt_req[0/1] and cpu_halt_ack[0/1]</pre>	Full handshake to request the thread to halt. The PMU requests the thread to halt (i.e., enter pmu/fw-halt) by asserting the cpu_halt_req[0/1] signal. The thread is quiesced before halting. The thread then asserts the cpu_halt_ack[0/1] signal. When the PMU detects the asserted cpu_halt_ack[0/1] signal, it deasserts the cpu_halt_req[0/1] signal. Finally, when the thread detects the deasserted cpu_halt_req[0/1] signal, it deasserts the cpu_halt_ack[0/1] signal. Note: cpu_halt_req[0/1] must be tied to '0' if PMU interface is not used.


Signal(s)	Description
<pre>cpu_run_req[0/1] and cpu_run_ack[0/1]</pre>	Full handshake to request the thread to run. The PMU requests the thread to run by asserting the <code>cpu_run_req[0/1]</code> signal. The thread exits the halt state and starts execution again. The thread then asserts the <code>cpu_run_ack[0/1]</code> signal. When the PMU detects the asserted <code>cpu_run_ack[0/1]</code> signal, it deasserts the <code>cpu_run_req[0/1]</code> signal. Finally, when the thread detects the deasserted <code>cpu_run_req[0/1]</code> signal, it deasserts the <code>cpu_run_ack[0/1]</code> signal. Note: <code>cpu_run_req[0/1]</code> must be tied to '0' if PMU interface is not used.
cpu_halt_status[0/1]	Indication from the thread to the PMU that it has been gracefully halted.

Note: Power control protocol violations (e.g., simultaneously sending a run and a halt request) may lead to unexpected behavior.

Note: If the thread is already in the activity state being requested (i.e., the thread is already either in the pmu/fw-halt state and <code>cpu_halt_req[0/1]</code> is asserted, or in the Running state and <code>cpu_run_req[0/1]</code> is asserted), an acknowledgement may not be signaled (i.e., the <code>cpu_halt_ack[0/1]</code> or <code>cpu_run_ack[0/1]</code> signal, respectively, may not be asserted). In general, requesting a state the thread is already in should be avoided, and recovering from this condition needs to be handled at the SoC level.

Figure 6-3 depicts conceptual timing diagrams of a halt and a run request. Note that entering Debug Mode is an asynchronous event relative to power control commands sent by the PMU. Debug Mode has higher priority and can interrupt and override PMU requests.

PMU Halt Request:



PMU Run Request:




Figure 6-3 SweRV EH2 Power Control and Status Interface Timing Diagrams

6.5.2.2 Multi-Core Debug Control and Status Signals

There are five types of signals between the Multi-Processor Controller and the SweRV EH2 core, as described in Table 6-4. All signals are active-high.

Table 6-4 SweRV EH2 Multi-Core Debug Control and Status Signals

Signal(s)	Description
<pre>mpc_debug_halt_req[0/1] and mpc_debug_halt_ack[0/1]</pre>	Full handshake to request the thread to debug halt. The MPC requests the thread to halt (i.e., enter 'db-halt') by asserting the mpc_debug_halt_req[0/1] signal. The thread is quiesced before halting. The thread then asserts the mpc_debug_halt_ack[0/1] signal. When the MPC detects the asserted mpc_debug_halt_ack[0/1] signal, it deasserts the mpc_debug_halt_req[0/1] signal. Finally, when the thread detects the deasserted mpc_debug_halt_req[0/1] signal, it deasserts the mpc_debug_halt_ack[0/1] signal. For as long as the mpc_debug_halt_req[0/1] signal is asserted, the thread must assert and hold the mpc_debug_halt_ack[0/1] signal whether it was already in 'db-halt' or just transitioned into 'db-halt' state. Note: The cause field of the thread's Debug Control and Status Register (dcsr) is set to 3 (i.e., the same value as a debugger-requested entry to Debug Mode due to a Thread Debug Halt request). Similarly, the Debug PC (dpc) is updated with the address of the next instruction to be executed at the time that Debug Mode was entered. Note: Signaling more than one MPC Debug Halt request in succession is a protocol violation. Note: mpc_debug_halt_req[0/1] must be tied to '0' if MPC interface is not used.
mpc_debug_run_req[0/1] and mpc_debug_run_ack[0/1]	Full handshake to request the thread to run. The MPC requests the thread to run by asserting the mpc_debug_run_req[0/1] signal. The thread exits the halt state and starts execution again. The thread then asserts the mpc_debug_run_ack[0/1] signal. When the MPC detects the asserted mpc_debug_run_ack[0/1] signal, it deasserts the mpc_debug_run_req[0/1] signal. Finally, when the thread detects the deasserted mpc_debug_run_req[0/1] signal, it deasserts the mpc_debug_run_ack[0/1] signal. For as long as the mpc_debug_run_req[0/1] signal is asserted, the thread must assert and hold the mpc_debug_run_ack[0/1] signal whether it was already in 'Running' or after transitioning into 'Running' state. Note: The thread remains in the 'db-halt' state if a thread debug request is also still active. Note: Signaling more than one MPC Debug Run request in succession is a protocol violation. Note: mpc_debug_run_req[0/1] must be tied to '0' if MPC interface is not used.

Signal(s)	Description
<pre>mpc_reset_run_req[0/1]</pre>	Thread start state control out of reset:
	1: Normal Mode ('Running' or 'pmu/fw-halt' state)
	0: Debug Mode halted ('db-halt' state)
	Note: The core complex does not implement a synchronizer for this signal because the timing of the first clock is critical. It must be synchronized to the core clock domain outside the core in the SoC.
	Note: For hart1 (T1), mpc_reset_run_req[1] must be stable from before the core reset is deasserted until after the starting of hart1 has been reported in the mhartstart register (see Section 4.4.2).
	Note: mpc_reset_run_req[0/1] must be tied to '1' if MPC interface is not used.
debug_mode_status[0/1]	Indication from the thread to the MPC that it is currently in Debug Mode.
debug_brkpt_status[0/1]	Indication from the thread to the MPC that a software (i.e., ebreak instruction) or hardware (i.e., trigger hit) breakpoint has been triggered in the thread. The breakpoint signal is only asserted for breakpoints and triggers with debug halt action. The signal is deasserted on exiting Debug Mode.


Note: Multi-core debug control protocol violations (e.g., simultaneously sending a run and a halt request) may lead to unexpected behavior.

Note: If the thread is either not in the db-halt state (i.e., debug_mode_status[0/1] indication is not asserted) or is already in the db-halt state due to a previous Thread Debug Halt request or a debug breakpoint or trigger (i.e., debug_mode_status[0/1] indication is already asserted), asserting the mpc_debug_halt_req[0/1] signal is allowed and acknowledged with the assertion of the mpc_debug_halt_ack[0/1] signal. Also, asserting the mpc_debug_run_req[0/1] signal is only allowed if the thread is in the db-halt state (i.e., debug_mode_status[0/1] indication is asserted), but the thread asserts the mpc_debug_run_ack[0/1] signal only after the cpu_run_req[0/1] signal on the PMU interface has been asserted as well, if a PMU Halt request was still pending.

Note: If the MPC is requesting the thread to enter Debug Mode out of reset by activating the mpc_reset_run_req[0/1] signal, the mpc_debug_run_req[0/1] signal may not be asserted until the thread is out of reset and has entered Debug Mode. Violating this rule may lead to unexpected thread behavior.


Figure 6-4 depicts conceptual timing diagrams of a halt and a run request.

MPC Halt Request:



¹⁾ if thread not already quiesced and in Debug Mode due to earlier Thread Debug Halt request (i.e., in active thread debug sessi on)

MPC Run Request:




²⁾ if in active thread debug session

Figure 6-4 SweRV EH2 Multi-Core Debug Control and Status Interface Timing Diagrams

Figure 6-5 depicts conceptual timing diagrams of the breakpoint indication.

Breakpoint Signal Assertion:



¹⁾ if thread not already quiesced and in Debug Mode due to earlier Thread Debug Halt request (i.e., in active thread debug session)

Breakpoint Signal Deassertion:




Figure 6-5 SweRV EH2 Breakpoint Indication Timing Diagrams

6.5.3 Debug Scenarios

The following mixed thread debug and MPC debug scenarios are supported by the core:

6.5.3.1 Scenario 1: Thread Halt → MPC Halt → MPC Run → Thread Resume

- 1. Thread debugger asserts a Debug Halt request which results in the thread transitioning into Debug Halt state (db-halt).
- 2. In the system, another processor hits a breakpoint. The MPC signals a Debug Halt request to all processors to halt.
- 3. Thread acknowledges this Debug Halt request as it is already in Debug Halt state (db-halt).
- 4. MPC signals a Debug Run request, but thread is in the middle of a thread debugger operation (e.g., an Abstract Command-based access) which requires it to remain in Debug Halt state.
- Thread completes debugger operation and waits for Thread Debug Resume request from the thread debugger.
- 6. When thread debugger sends a Debug Resume request, the thread then transitions to the Running state and deasserts the debug mode status [0/1] signal.
- 7. Finally, thread acknowledges MPC Debug Run request.

6.5.3.2 Scenario 2: Thread Halt → MPC Halt → Thread Resume → MPC Run

- 1. Thread debugger asserts a Debug Halt request which results in the thread transitioning into Debug Halt state (db-halt).
- 2. In the system, another processor hits a breakpoint. The MPC signals Debug Halt request to all processors to halt.
- 3. Thread acknowledges this Debug Halt request as it is already in Debug Halt state (db-halt).
- 4. Thread debugger completes its operations and sends a Debug Resume request to the thread.
- 5. Thread remains in Halted state as MPC has not yet asserted its Debug Run request. The debug_mode_status[0/1] signal remains asserted.
- 6. When MPC signals a Debug Run request, the thread then transitions to the Running state and deasserts the debug mode status[0/1] signal.
- 7. Finally, thread acknowledges MPC Debug Run request.

6.5.3.3 Scenario 3: MPC Halt → Thread Halt → Thread Resume → MPC Run

- 1. MPC asserts a Debug Halt request which results in the thread transitioning into Debug Halt state (db-halt).
- 2. Thread acknowledges this Debug Halt request.
- Thread debugger signals a Debug Halt request to the thread. Thread is already in Debug Halt state (dbhalt).
- 4. Thread debugger completes its operations and sends a Debug Resume request to the thread.
- 8. Thread remains in Halted state as MPC has not yet asserted its Debug Run request. The debug mode status [0/1] signal remains asserted.
- 5. When MPC signals a Debug Run request, the thread then transitions to the Running state and deasserts the debug mode status[0/1] signal.
- 6. Finally, thread acknowledges MPC Debug Run request.

6.5.3.4 Scenario 4: MPC Halt → Thread Halt → MPC Run → Thread Resume

- 1. MPC asserts a Debug Halt request which results in the thread transitioning into Debug Halt state (db-halt).
- 2. Thread acknowledges this Debug Halt request.
- Thread debugger signals a Debug Halt request to the thread. Thread is already in Debug Halt state (db-halt).
- 4. MPC signals a Debug Run request, but thread debugger operations are still in progress. Thread remains in Halted state. The debug mode status [0/1] signal remains asserted.
- 5. Thread debugger completes operations and signals a Debug Resume request to the thread.
- 6. The thread then transitions to the Running state and deasserts the debug mode status [0/1] signal.
- 7. Finally, thread acknowledges MPC Debug Run request.

6.5.3.5 **Summary**

For the thread to exit out of Debug Halt state (db-halt) in cases where it has received debug halt requests from both thread debugger and MPC, it must receive debug run requests from both the thread debugger as well as the MPC, irrespective of the order in which debug halt requests came from both sources. Until then, the thread remains halted and the debug mode status[0/1] signal remains asserted.

6.5.4 Thread Wake-Up Events

When not in Debug Mode (i.e., the thread is in pmu/fw-halt state), a thread is woken up on several events:

- PMU run request
- Highest-priority external interrupt (mhwakeup[0/1] signal from PIC) and interrupts are enabled (per thread)
- Software interrupt (per thread)
- Timer interrupt (per thread)
- Internal timer interrupt (per thread)
- Non-maskable interrupt (NMI) (nmi int signal, if thread is selected to handle NMI (see Section 4.4.3))

The PIC is part of the core logic and the mhwakeup[0/1] signals are connected directly inside the core. The internal timers are part of the core and internally connected as well. The standard RISC-V software and timer interrupt as well as NMI signals are external to the core and originate in the SoC. If desired, these signals can be routed through the PMU and further qualified there.

6.5.5 Thread Firmware-Initiated Halt

The firmware running on a thread may also initiate a halt by writing a '1' to the *halt* field of the mpmc register (see Section 6.6.1). The thread is guiesced before indicating that it has gracefully halted.

6.5.6 DMA Operations While Halted

When the thread is halted in the 'pmu/fw-halt' or the 'db-halt' state, DMA operations are supported.

6.5.7 External Interrupts While Halted

All non-highest-priority external interrupts are temporarily ignored while halted. Only external interrupts which activate the mhwakeup[0/1] signals (see Section 7.5.2, Steps 14 and 15) are honored, if the thread is enabled to service external interrupts (i.e., the *mie* bit of the mstatus and the *meie* bit of the mie standard RISC-V registers are both

set, otherwise the thread remains in the 'pmu/fw-halt' state). External interrupts which are still pending and have a sufficiently high priority to be signaled to the thread are serviced once the thread is back in the Running state.

6.6 Control/Status Registers

A summary of platform-specific control/status registers in CSR space:

- Power Management Control Register (mpmc) (see Section 6.6.1)
- Core Pause Control Register (mcpc) (see Section 6.6.2)
- Forced Debug Halt Threshold Register (mfdht) (see Section 6.6.3)
- Forced Debug Halt Status Register (mfdhs) (see Section 6.6.4)

All reserved and unused bits in these control/status registers must be hardwired to '0'. Unless otherwise noted, all read/write control/status registers must have WARL (Write Any value, Read Legal value) behavior.

6.6.1 Power Management Control Register (mpmc)

The mpmc register provides thread power management control functionality. It allows the firmware running on the thread to initiate a transition to the Halted (pmu/fw-halt) state. While entering the Halted state, interrupts may optionally be enabled atomically.

The halt field of the mpmc register has W1R0 (Write 1, Read 0) behavior, as also indicated in the 'Access' column.

Note: Writing a '1' to the *haltie* field of the mpmc register without also setting the *halt* field has no immediate effect on the *mie* bit of the mstatus register. However, the *haltie* field of the mpmc register is updated accordingly.

Note: Once the *mie* bit of the mstatus register is set via the *haltie* field of the mpmc register, it remains set until other operations clear it. Exiting the Halted (pmu/fw-halt) state does not clear the *mie* bit of the mstatus register set by entering the Halted state.

Note: In Debug Mode, writing (i.e., setting or clearing) haltie has no effect on the mstatus register's mie bit since the thread does not transition to the Halted (pmu/fw-halt) state.

This register is mapped to the non-standard read/write CSR address space and hart-specific (i.e., a separate register per thread).

Table 6-5	Power Manageme	nt Control Register	(mpmc, at CSR 0x7C6)
-----------	----------------	---------------------	----------------------

Field	Bits	Description	Access	Reset
Reserved	31:2	Reserved	R	0
haltie	1	Control interrupt enable (i.e., <i>mie</i> bit of mstatus register) when transitioning to Halted (pmu/fw-halt) state by setting <i>halt</i> bit below: 0: Don't change <i>mie</i> bit of mstatus register 1: Set <i>mie</i> bit of mstatus register (i.e., atomically enable interrupts)	R/W	1
halt	0	Initiate thread halt (i.e., transition to Halted (pmu/fw-halt) state) Note: Write ignored if in Debug Mode	R0/W1	0

6.6.2 Core Pause Control Register (mcpc)

The mopor register supports functions to temporarily stop the thread from executing instructions. This helps to save thread power since busy-waiting loops can be avoided in the firmware.

PAUSE stops the thread from executing instructions for a specified number²⁷ of clock ticks or until an interrupt is received.

²⁷ The field width provided by the mapa register allows to pause execution for about 4 seconds at a 1 GHz core clock.

Note: PAUSE is a long-latency, interruptible instruction and does not change the thread's activity state (i.e., the thread remains in the Running state). Therefore, even though this function may reduce core power, it is not part of thread power management.

Note: PAUSE has a skid of several cycles. Therefore, instruction execution might not be stopped for precisely the number of cycles specified in the *pause* field of the mcpc register. However, this is acceptable for the intended use case of this function.

Note: Depending on the *pause_en* bit of the mitctl0/1 registers, the internal timers might be incremented while executing PAUSE. If an internal timer interrupt is signaled, PAUSE is terminated and normal execution resumes.

Note: If the PMU sends a halt request while PAUSE is still executing, the thread enters the Halted (pmu/fw-halt) state and the *pause* clock counter stops until the thread is back in the Running state.

Note: WFI is another candidate for a function that stops the thread temporarily. Currently, the WFI instruction is implemented as NOP, which is a fully RISC-V-compliant option.

The pause field of the mcpc register has WAR0 (Write Any value, Read 0) behavior, as also indicated in the 'Access' column.

This register is mapped to the non-standard read/write CSR address space and hart-specific (i.e., a separate register per thread).

Table 6-6 Thread Pause Control Register (mcpc, at CSR 0x7C2)

Field	Bits	Description	Access	Reset
pause	31:0	Pause execution for number of core clock cycles specified Note: pause is decremented by 1 for each core clock cycle. Execution continues either when pause is 0 or any interrupt is received.	R0/W	0

6.6.3 Forced Debug Halt Threshold Register (mfdht)

The mfdht register hosts the enable bit of the forced debug halt mechanism as well as the power-of-two exponent of the timeout threshold. When enabled, if a debug halt request is received and LSU and/or IFU bus transactions are pending, a per-thread internal timeout counter starts incrementing with each core clock and keeps incrementing until the Debug Halt (db-halt) state is entered. If all ongoing bus transactions complete within the timeout period and the thread is quiesced, the Debug Halt state is entered as usual. However, if the timeout counter value is equal to or greater than the threshold value (= 2^{thresh} core clocks), all in-progress LSU and IFU bus transactions are terminated and the Debug Halt state is entered (i.e., the thread may be forced to the Debug Halt state before it is fully quiesced). In addition, when entering the Debug Halt state in either case, the mfdhs register (see Section 6.6.4 below) latches the status if any LSU or IFU bus transactions have been prematurely terminated.

Note: The internal timeout counter is cleared at reset as well as when the Debug Halt (db-halt) state is exited.

Note: The 5-bit threshold (*thresh* field) allows a timeout period of up to 2^{31} core clock cycles (i.e., about 2.1 seconds at a 1GHz core clock frequency).

This register is mapped to the non-standard read/write CSR address space and shared by the harts (i.e., one register per core).

Table 6-7 Forced Debug Halt Threshold Register (mfdht, at CSR 0x7CE)

Field	Bits	Description	Access	Reset
Reserved	31:6	Reserved	R	0
thresh	5:1	Power-of-two exponent of timeout threshold (= 2 ^{thresh} core clock cycles)	R/W	0
enable	0	Enable/disable forced debug halt timeout: 0: Timeout mechanism disabled (default) 1: Timeout mechanism enabled	R/W	0

6.6.4 Forced Debug Halt Status Register (mfdhs)

The mfdhs register provides status information if any LSU and/or IFU bus transactions have been prematurely terminated when the Debug Halt (db-halt) state has been entered. A debugger may read this register to inquire if any bus transactions have been terminated and data may have been lost while entering the Debug Halt state. If both status bits are '0' indicates that the thread was properly quiesced.

Note: A debugger may also clear the status bits if desired, but clearing is not required for proper operation.

This register is mapped to the non-standard read/write CSR address space and hart-specific (i.e., a separate register per thread).

Table 6-8 Forced Debug Halt Status Register (mfdhs, at CSR 0x7CF)

Field	Bits	Description	Access	Reset
Reserved	31:2	Reserved	R	0
Isu	1	LSU bus transaction termination status: 0: No transactions have been prematurely terminated 1: One or more transactions have been prematurely terminated	R/W	0
ifu	0	IFU bus transaction termination status: 0: No transactions have been prematurely terminated 1: One or more transactions have been prematurely terminated	R/W	0

7 External Interrupts

See Chapter 7, Platform-Level Interrupt Controller (PLIC) in [2 (PLIC)] for general information.

Note: Even though this specification is modeled to a large extent after the RISC-V PLIC (Platform-Level Interrupt Controller) specification, this interrupt controller is associated with the core, not the platform. Therefore, the more general term PIC (Programmable Interrupt Controller) is used.

7.1 Features

The PIC provides these core-level external interrupt features:

- Up to 255 global (core-external) interrupt sources (from 1 (highest) to 255 (lowest)) with separate enable control for each source
- 15 priority levels (numbered 1 (lowest) to 15 (highest)), separately programmable for each interrupt source
- Programmable reverse priority order (14 (lowest) to 0 (highest))
- Support for two interrupt targets (one for each of the two threads' RISC-V hart M-mode context)
- Delegation register per interrupt source to steer interrupt to either thread
- Status of pending interrupts per thread and both threads combined
- Programmable priority thresholds (one per thread) to disable lower-priority interrupts
- Wake-up priority threshold (hardwired to highest priority level) to wake up each thread separately from power-saving (Sleep) mode if interrupts are enabled
- Support for vectored external interrupts
- Support for fast interrupt redirection in hardware (selectable by build argument)
- Support for interrupt chaining and nested interrupts

7.2 Naming Convention

7.2.1 Unit, Signal, and Register Naming

S suffix: Unit, signal, and register names which have an S suffix indicate an entity specific to an interrupt source.

X suffix: Register names which have an X suffix indicate a consolidated register for multiple interrupt sources.

7.2.2 Address Map Naming

Control/status register: A control/status register mapped to either the memory or the CSR address space.

Memory-mapped register: Register which is mapped to RISC-V's 32-bit memory address space.

Register in CSR address space: Register which is mapped to RISC-V's 12-bit CSR address space.

7.3 Overview of Major Functional Units

7.3.1 External Interrupt Source

All functional units on the chip which generate interrupts to be handled by the RISC-V core are referred to as external interrupt sources. External interrupt sources indicate an interrupt request by sending an asynchronous signal to the PIC.

7.3.2 Gateway

Each external interrupt source connects to a dedicated gateway. The gateway is responsible for synchronizing the interrupt request to the core's clock domain, and for converting the request signal to a common interrupt request format (i.e., active-high and level-triggered) for the PIC. The PIC core can only handle one single interrupt request per interrupt source at a time.

All current SoC IP interrupts are asynchronous and level-triggered. Therefore, the gateway's only function for SoC IP interrupts is to synchronize the request to the core clock domain. There is no state kept in the gateway.

A gateway suitable for ASIC-external interrupts must provide programmability for interrupt type (i.e., edge- vs. level-triggered) as well as interrupt signal polarity (i.e., low-to-high vs. high-to-low transition for edge-triggered interrupts,

active-high vs. -low for level-triggered interrupts). For edge-triggered interrupts, the gateway must latch the interrupt request in an interrupt pending (IP) flop to convert the edge- to a level-triggered interrupt signal. Firmware must clear the IP flop while handling the interrupt.

Note: For asynchronous interrupt sources, the pulse duration of an interrupt request must be at least two full clock cycles of the receiving (i.e., PIC core) clock domain to guarantee it will be recognized as an interrupt request. Shorter pulses might be dropped by the synchronizer circuit.

7.3.3 PIC Core

The PIC core's responsibility is to evaluate all pending and enabled interrupt requests and to pick the highest-priority request with the lowest interrupt source ID. It then compares this priority with a programmable priority threshold and, to support nested interrupts, the priority of the interrupt handler if one is currently running. If the picked request's priority is higher than both thresholds, it sends an interrupt notification to the core. In addition, it compares the picked request's priority with the wake-up threshold (highest priority level) and sends a wake-up signal to the core, if the priorities match. The PIC core also provides the interrupt source ID of the picked request in a status register.

The RISC-V PLIC description in [2 (PLIC)] suggests separate evaluation trees per interrupt target. However, the PIC implementation in SweRV EH2 takes a different approach. A programmable delegation register per external interrupt source steers pending interrupts to one of the two harts. The evaluation tree operates in two phases: during Phase 0 pending external interrupts delegated to hart0 (i.e., T0) are evaluated, and during Phase 1 pending external interrupts delegated to hart1 (i.e., T1) are evaluated. This approach saves the logic of a duplicated evaluation tree but adds on average a half core clock cycle of latency.

Implementation Note: Different levels in the evaluation tree may be staged wherever necessary to meet timing, provided that all signals of a request (ID, priority, etc.) are equally staged.

7.3.4 Interrupt Target

An interrupt target is a specific RISC-V hart context. For the SweRV EH2 core, the interrupt target is the M privilege mode of either of the two harts (i.e., T0 or T1).

7.4 PIC Block Diagram

Figure 7-1 depicts a conceptual high-level view of the PIC. A simple gateway for asynchronous, level-triggered interrupt sources is shown in Figure 7-2, whereas Figure 7-3 depicts conceptually the internal functional blocks of a configurable gateway. Figure 7-4 shows a single comparator which is the building block to form the evaluation tree logic in the PIC core.




Figure 7-1 Conceptual PIC Block Diagram

Implementation Note: For R/W control/status registers with double-borders in Figure 7-1, the outputs of the registers are conditionally bit-wise inverted, depending on the priority order set in the *priord* bit of the mpiccfg register. This is necessary to support the reverse priority order feature.

Note: The PIC logic always operates in regular priority order. When in reverse priority order mode, firmware reads and writes the control/status registers with reverse priority order values. The values written to and read from the control/status registers are inverted. Therefore, from the firmware's perspective, the PIC operates in reverse priority order.




Figure 7-2 Gateway for Asynchronous, Level-triggered Interrupt Sources




Figure 7-3 Conceptual Block Diagram of a Configurable Gateway




Figure 7-4 Comparator

7.5 Theory of Operation

Note: Interrupts must be disabled (i.e., the *mie* bit in the standard RISC-V mstatus register must be cleared) before changing the standard RISC-V mtvec register or the PIC's meicurpl and meipt registers, or unexpected behavior may occur.

7.5.1 Initialization

The control registers must be initialized in the following sequence:

- 1. Configure the priority order by writing the *priord* bit of the mpiccfg register.
- 2. For each configurable gateway S, set the polarity (polarity field) and type (type field) in the meigwctrlS register and clear the IP bit by writing to the gateway's meigwclrS register.
- 3. Set the base address of the external vectored interrupt address table by writing the base field of the meivt register for each thread.
- 4. Set the priority level for each external interrupt source *S* by writing the corresponding *priority* field of the meipl*S* registers.
- 5. Set the interrupt delegation for each external interrupt source S by writing the corresponding *del* field of the meidelS registers.
- 6. Set the priority threshold by writing prithresh field of the meipt register for each thread.
- 7. Initialize the nesting priority thresholds by writing '0' (or '15' for reversed priority order) to the *clidpri* field of the meicidpl and the *currpri* field of the meicurpl registers for each thread.
- 8. Enable interrupts for the appropriate external interrupt sources by setting the *inten* bit of the meies registers for each interrupt source S.

7.5.2 Regular Operation

A step-by-step description of interrupt control and delivery:

- 1. The external interrupt source S signals an interrupt request to its gateway by activating the corresponding exintsrc req[S] signal.
- 2. The gateway synchronizes the interrupt request from the asynchronous interrupt source's clock domain to the PIC core clock domain (pic clk).
- 3. For edge-triggered interrupts, the gateway also converts the request to a level-triggered interrupt signal by setting its internal interrupt pending (IP) bit.
- 4. The gateway then signals the level-triggered request to the PIC core by asserting its interrupt request signal.
- 5. In alternate phases, evaluate pending interrupts targeting hart0 (in Phase 0) and hart1 (in Phase 1).
- 6. The pending interrupt is visible to firmware by reading the corresponding *intpend* bit of the meitpX or the meipX register. (All pending interrupts are reported in the meipX register, whereas only pending interrupts for this thread are reported in the meitpX register.)
- 7. With the pending interrupt, the source's interrupt priority (indicated by the *priority* field of the meipls register) is forwarded to the evaluation logic in the associated phase (selected by the *del* field of the meidels register).
- 8. If the corresponding interrupt enable (i.e., *inten* bit of the meies register is set), the pending interrupt's priority is sent to the input of the first-level 2-input comparator.
- 9. The priorities of a pair of interrupt sources are compared:
 - a. If the two priorities are different, the higher priority and its associated hardwired interrupt source ID are forwarded to the second-level comparator.
 - b. If the two priorities are the same, the priority and the lower hardwired interrupt source ID are forwarded to the second-level comparator.
- 10. Each subsequent level of comparators compares the priorities from two comparator outputs of the previous level:
 - a. If the two priorities are different, the higher priority and its associated interrupt source ID are forwarded to the next-level comparator.
 - b. If the two priorities are the same, the priority and the lower interrupt source ID are forwarded to the next-level comparator.
- 11. The output of the last-level comparator indicates the highest priority (maximum priority) and lowest interrupt source ID (interrupt ID) of all currently pending and enabled interrupts targeting this thread.
- 12. Maximum priority is compared to the higher of the two priority thresholds of this thread (i.e., *prithresh* field of the meicurpl registers):

- a. If maximum priority is higher than the two priority thresholds of this thread, the corresponding mexinting[0/1] signal is asserted.
- b. If maximum priority is the same as or lower than the two priority thresholds of this thread, the corresponding mexinting[0/1] signal is deasserted.
- 13. The mexinting[0/1] signal's state is then reflected in the thread-specific *meip* bit of the RISC-V hart's mip register.
- 14. In addition, maximum priority is compared to the wake-up priority level:
 - a. If maximum priority is 15 (or 0 for reversed priority order), the corresponding wake-up notification (WUN0/1) bit is set.
 - b. If maximum priority is lower than 15 (or 0 for reversed priority order), the corresponding wake-up notification (WUN0/1) bit is not set.
- 15. The WUN0/1 state is indicated to the target hart with the mhwakeup[0/1] signal²⁸.
- 16. When the target hart takes the external interrupt, it disables all interrupts (i.e., clears the *mie* bit of the RISC-V hart's mstatus register) and jumps to the external interrupt handler.
- 17. The external interrupt handler writes to the meicpct register to trigger the capture of the interrupt source ID of the currently highest-priority pending external interrupt (in the meihap register) and its corresponding priority (in the meicidpl register). Note that the captured content of the claimid field of the meihap register and its corresponding priority in the meicidpl register is neither affected by the priority thresholds (prithresh field of the meipt and currpri field of the meicurpl registers) nor by the core's external interrupt enable bit (meie bit of the RISC-V hart's mie register).
- 18. The handler then reads the meihap register to obtain the interrupt source ID provided in the *claimid* field. Based on the content of the meihap register, the external interrupt handler jumps to the handler specific to this external interrupt source.
- 19. The source-specific interrupt handler services the external interrupt, and then:
 - a. For level-triggered interrupt sources, the interrupt handler clears the state in the SoC IP which initiated the interrupt request.
 - b. For edge-triggered interrupt sources, the interrupt handler clears the IP bit in the source's gateway by writing to the meigwclrS register.
- 20. The clearing deasserts the source's interrupt request to the PIC core and stops this external interrupt source from participating in the highest priority evaluation.
- 21. In the background, the PIC core continuously evaluates the next pending interrupt with highest priority and lowest interrupt source ID:
 - a. If there are other interrupts targeting this thread pending, enabled, and with a priority level higher than *prithresh* field of the meipt and *currpri* field of the meicurpl registers, the corresponding mexinting[0/1] stays asserted.
 - b. If there are no further interrupts targeting this thread pending, enabled, and with a priority level higher than *prithresh* field of the meipt and *currpri* field of the meicurpl registers, the corresponding mexinting[0/1] is deasserted.
- 22. Firmware may update the content of the meihap and meicidpl registers by writing to the meicpct register to trigger a new capture.

7.6 Support for Vectored External Interrupts

Note: The RISC-V standard defines support for vectored interrupts down to an interrupt class level (i.e., timer, software, and external interrupts for each privilege level), but not to the granularity of individual external interrupt sources (as described in this section). The two mechanisms are independent of each other and should be used together for lowest interrupt latency. For more information on the standard RISC-V vectored interrupt support, see Section 3.1.7 in [2].

The SweRV EH2 PIC implementation provides support for vectored external interrupts. The content of the meihap register is a full 32-bit pointer to the specific vector to the handler of the external interrupt source which needs service. This pointer consists of a 22-bit base address (base) of the external interrupt vector table, the 8-bit claim ID (claimid), and a 2-bit '0' field. The claimid field is adjusted with 2 bits of zeros to construct the offset into the vector table containing 32-bit vectors. The external interrupt vector table resides either in the DCCM, SoC memory, or a dedicated flop array in the core.

²⁸ Note that the core is only woken up from the power management Sleep (pmu/fw-halt) state if the mie bit of the mstatus and the meie bit of the mie standard RISC-V registers are both set.




Figure 7-5 Vectored External Interrupts

Figure 7-5 depicts the steps from taking the external interrupt to starting to execute the interrupt source-specific handler. When the core takes an external interrupt, the initiated external interrupt handler executes the following operations:

- 1. Save register(s) used in this handler on the stack
- 2. Store to the meicpct control/status register to capture a consistent claim ID / priority level pair
- 3. Load the meihap control/status register into regX
- 4. Load memory location at address in regX into regY
- Jump to address in regy (i.e., start executing the interrupt source-specific handler)

Note: Two registers (regX and regY) are shown above for clarification only. The same register can be used.

Note: The interrupt source-specific handler must restore the register(s) saved in step 1. above before executing the mret instruction.

It is possible in some corner cases that the captured claim ID read from the meihap register is 0 (i.e., no interrupt request is pending). To keep the interrupt latency at a minimum, the external interrupt handler above should not check for this condition. Instead, the pointer stored at the base address of the external interrupt vector table (i.e., pointer 0) must point to a 'no-interrupt' handler, as shown in Figure 7-5 above. That handler can be as simple as executing a return from interrupt (i.e., mret) instruction.

Note that it is possible for multiple interrupt sources to share the same interrupt handler by populating their respective interrupt vector table entries with the same pointer to that handler.

7.6.1 Fast Interrupt Redirect

SweRV EH2 provides fast interrupt handing through interrupt redirection by hardware. The fast interrupt redirect feature is configured with a build argument to the core.

If this feature is instantiated, hardware automatically captures a consistent claim ID / priority level pair once at least one qualifying external interrupt is pending and external interrupts are enabled (i.e., the *meie* bit in the mie register and the *mie* bit in the mstatus register are set). Following conceptually the same flow as shown in Figure 7-5, hardware uses the content of the meihap register to lookup the start address of the corresponding Interrupt Service Routine (ISR) by stalling decode and creating a bubble in the LSU pipeline. This bubble allows the core to access the external interrupt vector table in the DCCM to get the start address of the interrupt source-specific ISR. Once the start address of the ISR is known, hardware creates an interrupt flush and redirects directly to the corresponding ISR.

If the hardware lookup of the ISR's start address fails for any reason, a non-maskable interrupt (NMI, see Section 2.16) is taken. The reason for the lookup failure is reported in the mcause register (see Table 11-3) so firmware may determine which error condition has occurred. The fast-interrupt-redirect-related NMI failure modes are:

- Double-bit uncorrectable ECC error on access (mcause value: 0xF000_1000)
- Access not entirely contained within the DCCM, but within DCCM region (mcause value: 0xF000 1001)
- Access to non-DCCM region (mcause value: 0xF000_1002)

Note: The fast interrupt redirect mechanism is independent of the standard RISC-V direct and vectored interrupt modes. However, when fast interrupt redirect is enabled, external interrupts are bypassing the standard RISC-V interrupt mechanism. All other interrupts are still following the standard flow.

Note: The fast interrupt redirect feature is not compatible with interrupt chaining concept described in Section 7.7 below. The meicpct register (see Section 7.11.9) to capture the latest interrupt evaluation result is not present if the fast interrupt redirect mechanism is instantiated because the capturing of the claim ID / priority level pair is initiated in hardware, instead of firmware.

7.7 Interrupt Chaining

Figure 7-6 depicts the concept of chaining interrupts. The goal of chaining is to reduce the overhead of pushing and popping state to and from the stack while handling a series of Interrupt Service Routines (ISR) of the same priority level. The first ISR of the chain saves the state common to all interrupt handlers of this priority level to the stack and then services its interrupt. If this handler needs to save additional state, it does so immediately after saving the common state and then restores only the additional state when done. At the end of the handler routine, the ISR writes to the meicpct register to capture the latest interrupt evaluation result, then reads the meihap register to determine if any other interrupts of the same priority level are pending. If no, it restores the state from the stack and exits. If yes, it immediately jumps into the next interrupt handler skipping the restoring of state in the finished handler as well as the saving of the same state in the next handler. The chaining continues until no other ISRs of the same priority level are pending, at which time the last ISR of the chain restores the original state from the stack again.

Note: Interrupt chaining is not compatible with the fast interrupt redirect feature (see Section 7.6.1). If the fast interrupt redirect mechanism is instantiated, interrupt chaining cannot be used.




Figure 7-6 Concept of Interrupt Chaining

7.8 Interrupt Nesting

Support for multiple levels of nested interrupts helps to provide a more deterministic interrupt latency at higher priority levels. To achieve this, a running interrupt handler with lower priority must be preemptable by a higher-priority interrupt. The state of the preempted handler is saved before the higher priority interrupt is executed, so that it can continue its execution at the point it was interrupted.

SweRV EH2 and its PIC provide supported for up to 15 nested interrupts, one interrupt handler at each priority level. The conceptual steps of nesting are:

- 1. The external interrupt is taken as described in step 16. of Section 7.5.2 *Regular Operation*. When the core takes the external interrupt, it automatically disables all interrupts.
- The external interrupt handler executes the following steps to get into the source-specific interrupt handler, as described in Section 7.6:

```
st meicpct // atomically captures winning claim ID and priority level ld meihap // get pointer to interrupt handler starting address ld isr_addr // load interrupt handler starting address jmp isr addr // jump to source-specific interrupt handler
```

3. The source-specific interrupt handler then saves the state of the code it interrupted (including the priority level in case it was an interrupt handler) to the stack, sets the priority threshold to its own priority, and then reenables interrupts:

- 4. Any external interrupt with a higher priority can now safely preempt the currently executing interrupt handler.
- 5. Once the interrupt handler finished its task, it disables any interrupts and restores the state of the code it interrupted:

6. The interrupted code continues to execute.

7.9 Performance Targets

The target latency through the PIC, including the clock domain crossing latency incurred by the gateway, is 4 core clock cycles.

7.10 Configurability

Typical implementations require fewer than 255 external interrupt sources. Code should only be generated for functionality needed by the implementation.

7.10.1 Rules

- The IDs of external interrupt sources must start at 1 and be contiguous.
- All unused register bits must be hardwired to '0'.

7.10.2 Build Arguments

The PIC build arguments are:

- PIC base address for memory-mapped control/status registers (PIC_base_addr)
 - See Section 16.2.2
- Number of external interrupt sources
 - o Total interrupt sources (RV_PIC_TOTAL_INT): 2..255

7.10.3 Impact on Generated Code

7.10.3.1 External Interrupt Sources

The number of required external interrupt sources has an impact on the following:

- General impact:
 - Signal pins:

- exintsrc req[S]
- Registers:
 - meiplS
 - meipX
 - meitpX
 - meidelS
 - $\mathtt{meie} S$
- Logic:
 - Gateway S
- PIC core impact:
 - Logic:
 - Gating of priority level with interrupt enable
 - Number of first-level comparators
 - Unnecessary levels of the comparator tree

7.10.3.2 Further Optimizations

Register fields, bus widths, and comparator MUXs are sized to cover the maximum external interrupt source IDs of 255. For approximately every halving of the number of interrupt sources, it would be possible to reduce the number of register fields holding source IDs, bus widths carrying source IDs, and source ID MUXs in the comparators by one. However, the overall reduction in logic is quite small, so it might not be worth the effort.

7.11 PIC Control/Status Registers

A summary of the PIC control/status registers in CSR address space:

- External Interrupt Priority Threshold Register (meipt) (see Section 7.11.6)
- External Interrupt Vector Table Register (meivt) (see Section 7.11.7)
- External Interrupt Handler Address Pointer Register (meihap) (see Section 7.11.8)
- External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct) (see Section 7.11.9)
- External Interrupt Claim ID's Priority Level Register (meicidpl) (see Section 7.11.10)
- External Interrupt Current Priority Level Register (meicurpl) (see Section 7.11.11)

A summary of the PIC memory-mapped control/status registers:

- PIC Configuration Register (mpiccfg) (see Section 7.11.1)
- External Interrupt Priority Level Registers (meiplS) (see Section 7.11.2)
- External Interrupt Pending Registers (meip X) (see Section 7.11.3)
- External Interrupt Per-Thread Pending Registers (meitpX) (see Section 7.11.4)
- External Interrupt Enable Registers (meie S) (see Section 7.11.5)
- External Interrupt Gateway Configuration Registers (meigwctrlS) (see Section 7.11.12)
- External Interrupt Gateway Clear Registers (meigwclrS) (see Section 7.11.13)
- External Interrupt Delegation Registers (meidelS) (see Section 7.11.14)

All reserved and unused bits in these control/status registers must be hardwired to '0'. Unless otherwise noted, all read/write control/status registers must have WARL (Write Any value, Read Legal value) behavior.

Note: All memory-mapped register writes must be followed by a fence instruction to enforce ordering and synchronization.

Note: All memory-mapped control/status register accesses must be word-sized and word-aligned. Non-word sized/aligned loads cause a load access fault exception, and non-word sized/aligned stores cause a store/AMO access fault exception.

Note: Accessing unused addresses within the 32KB PIC address range do not trigger an unmapped address exception. Reads to unmapped addresses return 0, writes to unmapped addresses are silently dropped.

7.11.1 PIC Configuration Register (mpiccfg)

The PIC configuration register is used to select the operational parameters of the PIC.

This 32-bit register is an idempotent memory-mapped control register and shared by the harts (i.e., one register per core).

Table 7-1 PIC Configuration Register (mpiccfg, at PIC_base_addr+0x3000)

Field	Bits	Description	Access	Reset
Reserved	31:1	Reserved	R	0
priord	0	Priority order: 0: RISC-V standard compliant priority order (0=lowest to 15=highest) 1: Reverse priority order (15=lowest to 0=highest)	R/W	0

7.11.2 External Interrupt Priority Level Registers (meipIS)

There are 255 priority level registers, one for each external interrupt source. Implementing individual priority level registers allows a debugger to autonomously discover how many priority level bits are supported for this interrupt source. Firmware must initialize the priority level for each used interrupt source. Firmware may also read the priority level.

Implementation Note: The read and write paths between the core and the meipls registers must support direct and inverted accesses, depending on the priority order set in the *priord* bit of the mpiccfg register. This is necessary to support the reverse priority order feature.

These 32-bit registers are idempotent memory-mapped control registers and shared by the harts (i.e., one set of registers per core).

Table 7-2 External Interrupt Priority Level Register S=1..255 (meipIS, at PIC_base_addr+S*4)

Field	Bits	Description	Access	Reset
Reserved	31:4	Reserved	R	0
priority	3:0	External interrupt priority level for interrupt source ID S: RISC-V standard compliant priority order: 0: Never interrupt 115: Interrupt priority level (1 is lowest, 15 is highest) Reverse priority order: 15: Never interrupt 140: Interrupt priority level (14 is lowest, 0 is highest)	R/W	0

7.11.3 External Interrupt Pending Registers (meip X)

Eight external interrupt pending registers are needed to report the current status of up to 255 independent external interrupt sources. Each bit of these registers corresponds to an interrupt pending indication of a single external interrupt source. These registers only provide the status of pending interrupts and cannot be written.

The $\mathtt{meip}X$ registers report the status of all pending interrupts of both harts. The $\mathtt{meitp}X$ registers (see Section 7.11.4 below) report the status of pending interrupts of the thread accessing these registers only (i.e., only pending interrupts delegated to this hart).

These 32-bit registers are idempotent memory-mapped status registers and shared by the harts (i.e., one set of registers per core).

Table 7-3 External Interrupt Pending Register X=0..7 (meipX, at PIC_base_addr+0x1000+X*4)

Field	Bits	Description	Access	Reset		
<i>X</i> = 0, <i>Y</i> = 131	X = 0, $Y = 131$ and $X = 17$, $Y = 031$					
intpendX*32+Y	Y	External interrupt pending for interrupt source ID <i>X</i> *32+ <i>Y</i> : 0: Interrupt not pending 1: Interrupt pending	R	0		
X = 0, Y = 0						
Reserved	0	Reserved	R	0		

7.11.4 External Interrupt Per-Thread Pending Registers (meitpX)

Eight external interrupt per-thread pending registers are needed to report the current status of up to 255 independent external interrupt sources. Each bit of these registers corresponds to an interrupt pending indication of a single external interrupt source. These registers only provide the status of pending interrupts and cannot be written.

The meitpX registers report the status of pending interrupts of the thread accessing these registers only (i.e., only pending interrupts delegated to this hart). The meipX registers (see Section 7.11.3 above) report the status of all pending interrupts of both harts.

Note: The meitpX registers are only instantiated for dual-thread SweRV EH2 core builds, but not for single-threaded cores.

Implementation Note: The meitpX registers do not have any physical storage elements associated with them. The pending status information is dynamically generated from each external interrupt source's pending bit with its corresponding delegation information. If the del bit in the interrupt source's meidelS register is '0' (i.e., delegated to hart0, see Section 7.11.14 for details), a pending interrupt is reported in the meitpX register when read by hart0, but not when read by hart1. Likewise, if the del bit is '1' (i.e., delegated to hart1), a pending interrupt is reported in the meitpX register when read by hart1, but not when read by hart0. Since both threads' meitpX registers share the same set of memory-mapped addresses, each thread may only access its own pending interrupt status by reading the meitpX registers, but not the status of the other thread. A thread may inquire about the pending interrupts of the other thread by reading the meipX registers.

These 32-bit registers are idempotent memory-mapped status registers and hart-specific (i.e., a separate set of registers per thread).

Table 7-4 External Interrupt Per-Thread Pending Register X=0..7 (meitpX, at PIC_base_addr+0x1800+X*4)

Field	Bits	Description	Access	Reset		
X = 0, $Y = 131$ and $X = 17$, $Y = 031$						
intpendX*32+Y	Y	External interrupt pending for interrupt source ID <i>X</i> *32+ <i>Y</i> : 0: Interrupt not pending 1: Interrupt pending	R	0		
X = 0, Y = 0						
Reserved	0	Reserved	R	0		

7.11.5 External Interrupt Enable Registers (meie S)

Each of the up to 255 independently controlled external interrupt sources has a dedicated interrupt enable register. Separate registers per interrupt source were chosen for ease-of-use and compatibility with existing controllers.

(**Note:** Not packing together interrupt enable bits as bit vectors results in context switching being a more expensive operation.)

These 32-bit registers are idempotent memory-mapped control registers and shared by the harts (i.e., one set of registers per core).

Table 7-5 External Interrupt Enable Register S=1..255 (meieS, at PIC_base_addr+0x2000+S*4)

Field	Bits	Description	Access	Reset
Reserved	31:1	Reserved	R	0
inten	0	External interrupt enable for interrupt source ID <i>S:</i> 0: Interrupt disabled 1: Interrupt enabled	R/W	0

7.11.6 External Interrupt Priority Threshold Register (meipt)

The meipt register is used to set the interrupt target's priority threshold. Interrupt notifications are sent to a target only for external interrupt sources with a priority level strictly higher than this target's threshold. Hosting the threshold in a separate register allows a debugger to autonomously discover how many priority threshold level bits are supported.

Implementation Note: The read and write paths between the core and the meipt register must support direct and inverted accesses, depending on the priority order set in the *priord* bit of the mpiccfg register. This is necessary to support the reverse priority order feature.

This 32-bit register is mapped to the non-standard read/write CSR address space and hart-specific (i.e., a separate register per thread).

Table 7-6 External Interrupt Priority Threshold Register (meipt, at CSR 0xBC9)

Field	Bits	Description	Access	Reset
Reserved	31:4	Reserved	R	0
prithresh	3:0	External interrupt priority threshold: RISC-V standard compliant priority order: 0: No interrupts masked 114: Mask interrupts with priority strictly lower than or equal to this threshold 15: Mask all interrupts Reverse priority order: 15: No interrupts masked 141: Mask interrupts with priority strictly lower than or equal to this threshold 0: Mask all interrupts	R/W	0

7.11.7 External Interrupt Vector Table Register (meivt)

The meivt register is used to set the base address of the external vectored interrupt address table. The value written to the base field of the meivt register appears in the base field of the meihap register.

This 32-bit register is mapped to the non-standard read-write CSR address space and hart-specific (i.e., a separate register per thread).

Note: To avoid unnecessarily doubling the memory space required in the DCCM for the external vectored interrupt address table, it is highly recommended to set the meivt registers of both threads to the same memory address, unless otherwise needed by the application.

Table 7-7 External Interrupt Vector Table Register (meivt, at CSR 0xBC8)

Field	Bits	Description	Access	Reset
base	31:10	Base address of external interrupt vector table	R/W	0
Reserved	9:0	Reserved	R	0

7.11.8 External Interrupt Handler Address Pointer Register (meihap)

The meihap register provides a pointer into the vectored external interrupt table for the highest-priority pending external interrupt. The winning claim ID is captured in the *claimid* field of the meihap register when firmware writes to the meicpct register to claim an external interrupt. The priority level of the external interrupt source corresponding to the *claimid* field of this register is simultaneously captured in the *clidpri* field of the meicidpl register. Since the PIC core is constantly evaluating the currently highest-priority pending interrupt, this mechanism provides a consistent snapshot of the highest-priority source requesting an interrupt and its associated priority level. This is important to support nested interrupts.

The meihap register contains the full 32-bit address of the pointer to the starting address of the specific interrupt handler for this external interrupt source. The external interrupt handler then loads the interrupt handler's starting address and jumps to that address.

Alternatively, the external interrupt source ID indicated by the *claimid* field of the meihap register may be used by the external interrupt handler to calculate the address of the interrupt handler specific to this external interrupt source.

Implementation Note: The base field in the meihap register reflects the current value of the base field in the meivt register. I.e., base is not stored in the meihap register.

This 32-bit register is mapped to the non-standard read-only CSR address space and hart-specific (i.e., a separate register per thread).

Table 7-8 External Interrupt Handler Address Pointer Register (meihap, at CSR 0xFC8)

Field	Bits	Description	Access	Reset
base	31:10	Base address of external interrupt vector table (i.e., base field of meivt register)	R	0
claimid	9:2	External interrupt source ID of highest-priority pending interrupt (i.e., lowest source ID with highest priority)	R	0
00	1:0	Must read as '00'	R	0

7.11.9 External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct)

The meicpct register is used to trigger the simultaneous capture of the currently highest-priority interrupt source ID (in the *claimid* field of the meihap register) and its corresponding priority level (in the *clidpri* field of the meicidpl register) by writing to this register. Since the PIC core is constantly evaluating the currently highest-priority pending interrupt, this mechanism provides a consistent snapshot of the highest-priority source requesting an interrupt and its associated priority level. This is important to support nested interrupts.

Note: The meicpct register to capture the latest interrupt evaluation result is not present (i.e., an invalid CSR address) if the fast interrupt redirect mechanism (see Section 7.6.1) is instantiated. With that feature, capturing the claim ID / priority level pair is initiated in hardware, instead of firmware.

The meicpct register has WAR0 (Write Any value, Read 0) behavior. Writing '0' is recommended.

Implementation Note: The meicpct register does not have any physical storage elements associated with it. It is write-only and solely serves as the trigger to simultaneously capture the winning claim ID and corresponding priority level.

This 32-bit register is mapped to the non-standard read/write CSR address space and hart-specific (i.e., a separate register per thread).

Table 7-9 External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct, at CSR 0xBCA)

Field	Bits	Description	Access	Reset
Reserved	31:0	Reserved	R0/WA	0

7.11.10 External Interrupt Claim ID's Priority Level Register (meicidpl)

The meicidpl register captures the priority level corresponding to the interrupt source indicated in the *claimid* field of the meihap register when firmware writes to the meicpct register. Since the PIC core is constantly evaluating the currently highest-priority pending interrupt, this mechanism provides a consistent snapshot of the highest-priority source requesting an interrupt and its associated priority level. This is important to support nested interrupts.

Implementation Note: The read and write paths between the core and the meicidpl register must support direct and inverted accesses, depending on the priority order set in the *priord* bit of the mpiccfg register. This is necessary to support the reverse priority order feature.

This 32-bit register is mapped to the non-standard read/write CSR address space and hart-specific (i.e., a separate register per thread).

Table 7-10 External Interrupt Claim ID's Priority Level Register (meicidpl, at CSR 0xBCB)

Field	Bits	Description	Access	Reset
Reserved	31:4	Reserved	R	0
clidpri	3:0	Priority level of preempting external interrupt source (corresponding to source ID read from <i>claimid</i> field of meihap register)	R/W	0

7.11.11 External Interrupt Current Priority Level Register (meicurpl)

The meicurpl register is used to set the interrupt target's priority threshold for nested interrupts. Interrupt notifications are signaled to the core only for external interrupt sources with a priority level strictly higher than the thresholds indicated in this register and the meipt register.

The meicurpl register is written by firmware, and not updated by hardware. The interrupt handler should read its own priority level from the *clidpri* field of the meicidpl register and write it to the *currpri* field of the meicurpl register. This avoids potentially being interrupted by another interrupt request with lower or equal priority once interrupts are reenabled.

Note: Providing the meicurpl register in addition to the meipt threshold register enables an interrupt service routine to temporarily set the priority level threshold to its own priority level. Therefore, only new interrupt requests with a strictly higher priority level are allowed to preempt the current handler, without modifying the longer-term threshold set by firmware in the meipt register.

Implementation Note: The read and write paths between the core and the meicurpl register must support direct and inverted accesses, depending on the priority order set in the *priord* bit of the mpiccfg register. This is necessary to support the reverse priority order feature.

This 32-bit register is mapped to the non-standard read/write CSR address space and hart-specific (i.e., a separate register per thread).

Table 7-11 External Interrupt Current Priority Level Register (meicurpl, at CSR 0xBCC)

Field	Bits	Description	Access	Reset
Reserved	31:4	Reserved	R	0

Field	Bits	Description	Access	Reset
currpri	3:0	Priority level of current interrupt service routine (managed by firmware)	R/W	0

7.11.12 External Interrupt Gateway Configuration Registers (meigwctrls)

Each configurable gateway has a dedicated configuration register to control the interrupt type (i.e., edge- vs. level-triggered) as well as the interrupt signal polarity (i.e., low-to-high vs. high-to-low transition for edge-triggered interrupts, active-high vs. -low for level-triggered interrupts).

Note: A register is only present for interrupt source S if a configurable gateway is instantiated.

These 32-bit registers are idempotent memory-mapped control registers and shared by the harts (i.e., one set of registers per core).

Table 7-12 External Interrupt Gateway Configuration Register S=1...255 (meigwctrlS, at PIC base addr+0x4000+ S^* 4)

Field	Bits	Description	Access	Reset
Reserved	31:2	Reserved	R	0
type	1	External interrupt type for interrupt source ID <i>S:</i> 0: Level-triggered interrupt 1: Edge-triggered interrupt	R/W	0
polarity	0	External interrupt polarity for interrupt source ID <i>S:</i> 0: Active-high interrupt 1: Active-low interrupt	R/W	0

7.11.13 External Interrupt Gateway Clear Registers (meigwclrS)

Each configurable gateway has a dedicated clear register to reset its interrupt pending (IP) bit. For edge-triggered interrupts, firmware must clear the gateway's IP bit while servicing the external interrupt of source ID S by writing to the meigwclrS register.

Note: A register is only present for interrupt source *S* if a configurable gateway is instantiated.

The meigwclrS register has WAR0 (Write Any value, Read 0) behavior. Writing '0' is recommended.

Implementation Note: The meigwclrS register does not have any physical storage elements associated with it. It is write-only and solely serves as the trigger to clear the interrupt pending (IP) bit of the configurable gateway S.

These 32-bit registers are idempotent memory-mapped control registers and shared by the harts (i.e., one set of registers per core).

Table 7-13 External Interrupt Gateway Clear Register S=1...255 (meigwclrS, at PIC_base_addr+0x5000+S*4)

Field	Bits	Description	Access	Reset
Reserved	31:0	Reserved	R0/WA	0

7.11.14 External Interrupt Delegation Registers (meidelS)

Each of the up to 255 independently controlled external interrupt sources has a dedicated interrupt delegation register. The meidelS register is used to route the handling of an arriving interrupt of source ID S to a specific hart. Only one hart can be delegated to handle interrupts of a given external interrupt source.

Note: The meidelS registers are only instantiated for dual-thread SweRV EH2 core builds, but not for single-threaded cores.

These 32-bit registers are idempotent memory-mapped control registers and shared by the harts (i.e., one set of registers per core).

Table 7-14 External Interrupt Delegate Register S=1..255 (meidelS, at PIC_base_addr+0x6000+S*4)

Field	Bits	Description	Access	Reset
Reserved	31:1	Reserved		0
del	0	Delegate interrupt of source ID S to a hart: 0: Hart T0 handles interrupt (default) 1: Hart T1 handles interrupt	R/W	0

7.12 PIC CSR Address Map

Table 7-15 summarizes the PIC non-standard RISC-V CSR address map.

Table 7-15 PIC Non-standard RISC-V CSR Address Map

Number	Privilege	Name	Description	Scope ²⁹	Section
0xBC8	MRW	meivt	External interrupt vector table register	Т	7.11.7
0xBC9	MRW	meipt	External interrupt priority threshold register	Т	7.11.6
0xBCA	MRW	meicpct	External interrupt claim ID / priority level capture trigger register	Т	7.11.9
0xBCB	MRW	meicidpl	External interrupt claim ID's priority level register	Т	7.11.10
0xBCC	MRW	meicurpl	External interrupt current priority level register	Т	7.11.11
0xFC8	MRO	meihap	External interrupt handler address pointer register	Т	7.11.8

7.13 PIC Memory-mapped Register Address Map

Table 7-16 summarizes the PIC memory-mapped register address map.

Table 7-16 PIC Memory-mapped Register Address Map

Address Offset from	n PIC_base_addr	- Name	Description	Scope ²⁹	Section
Start	End	Name	Description	Scope-	
+ 0x0000	+ 0x0003	Reserved	Reserved		
+ 0x0004	+ 0x0004 + S _{max} *4-1	meipIS	External interrupt priority level register	С	7.11.2
+ 0x0004 + S _{max} *4	+ 0x0FFF	Reserved	Reserved		
+ 0x1000	+ 0x1000 + (X _{max} +1)*4-1	meip <i>X</i>	External interrupt pending register	С	7.11.3

 $^{^{29}}$ C = per-core, T = per-thread

Address Offset from	n PIC_base_addr	Name -	December 1	0 20	Odi
Start	End	Name	Description	Scope ²⁹	Section
+ 0x1000 + (X _{max} +1)*4	+ 0x17FF	Reserved	Reserved		
+ 0x1800	+ 0x1800 + (X _{max} +1)*4-1	meitp <i>X</i>	External interrupt per-thread pending register (for dual-thread builds only)	Т	7.11.4
+ 0x1800 + (<i>X_{max}</i> +1)*4	+ 0x1FFF	Reserved	Reserved		
+ 0x2000	+ 0x2003	Reserved	Reserved		
+ 0x2004	+ 0x2004 + S _{max} *4-1	meie S	External interrupt enable register	С	7.11.5
+ 0x2004 + S _{max} *4	+ 0x2FFF	Reserved	Reserved		
+ 0x3000	+ 0x3003	mpiccfg	External interrupt PIC configuration register	С	7.11.1
+ 0x3004	+ 0x3FFF	Reserved	Reserved		
+ 0x4000	+ 0x4003	Reserved	Reserved		
+ 0x4004	+ 0x4004 + S _{max} *4-1	meigwctrlS	External interrupt gateway configuration register (for configurable gateways only)	С	7.11.12
+ 0x4004 + S _{max} *4	+ 0x4FFF	Reserved	Reserved		
+ 0x5000	+ 0x5003	Reserved	Reserved		
+ 0x5004	+ 0x5004 + S _{max} *4-1	meigwclrS	External interrupt gateway clear register (for configurable gateways only)	С	7.11.13
+ 0x5004 + S _{max} *4	+ 0x5FFF	Reserved	Reserved		
+ 0x6000	+ 0x6003	Reserved	Reserved		
+ 0x6004	+ 0x6004 + S _{max} *4-1	meidelS	External interrupt delegation register (for dual-thread builds only)	С	7.11.14
+ 0x6004 + S _{max} *4	+ 0x7FFF	Reserved	Reserved		

Note: $X_{max} = (S_{max} + 31) // 32$, whereas // is an integer division ignoring the remainder

7.14 Interrupt Enable/Disable Code Samples

7.14.1 Example Interrupt Flows

 Macro flow to enable interrupt source id 5 with priority set to 7, threshold set to 1, and gateway configured for edge-triggered/active-low interrupt source:

- Macro flow to initialize priority order:
 - o To RISC-V standard order:

To reverse priority order:

```
init_priorityorder 1 // Set priority to reverse order
init_nstthresholds 15 // Initialize nesting thresholds to 15
```

• Code to jump to the interrupt handler from the RISC-V trap vector:

• Code to handle the interrupt:

7.14.2 Example Interrupt Macros

• Disable external interrupt:

```
.macro disable_ext_int
    // Clear MIE[miep]
disable_ext_int_\@:
    li a0, (1<<11)
    csrrc zero, mie, a0
.endm</pre>
```

Enable external interrupt:

```
.macro enable_ext_int
enable_ext_int_\@:
    // Set MIE[miep]
    li a0, (1<<11)
    csrrs zero, mie, a0
.endm</pre>
```

• Initialize external interrupt priority order:

```
.macro init_priorityorder priord
init_priorityorder_\@:
    li tp, (RV_PIC_BASE_ADDR + RV_PIC_MPICCFG_OFFSET)
    li t0, \priord
    sw t0, 0(tp)
.endm
```

• Initialize external interrupt nesting priority thresholds:

```
.macro init_nstthresholds threshold
init_nstthresholds_\@:
    li t0, \threshold
    li tp, (RV_PIC_BASE_ADDR + RV_PIC_MEICIDPL_OFFSET)
    sw t0, 0(tp)
    li tp, (RV_PIC_BASE_ADDR + RV_PIC_MEICURPL_OFFSET)
    sw t0, 0(tp)
.endm
```

Set external interrupt priority threshold:

```
.macro set_threshold threshold
set_threshold_\@:
    li tp, (RV_PIC_BASE_ADDR + RV_PIC_MEIPT_OFFSET)
    li t0, \threshold
    sw t0, 0(tp)
.endm
```

• Enable interrupt for source id:

```
.macro enable_interrupt id
enable_interrupt_\@:
    li tp, (RV_PIC_BASE_ADDR + RV_PIC_MEIE_OFFSET + (\id <<2))
    li t0, 1
    sw t0, 0(tp)
.endm</pre>
```

• Set priority of source id:

```
.macro set_priority id, priority
set_priority_\0:
    li tp, (RV_PIC_BASE_ADDR + RV_PIC_MEIPL_OFFSET + (\id <<2))
    li t0, \priority
    sw t0, 0(tp)
.endm</pre>
```

• Initialize gateway of source id:

```
.macro init_gateway id, polarity, type
init_gateway_\0:
    li tp, (RV_PIC_BASE_ADDR + RV_PIC_MEIGWCTRL_OFFSET + (\id <<2))
    li t0, ((\polarity<<1) | \type)
    sw t0, 0(tp)
.endm</pre>
```

• Clear gateway of source id:

```
.macro clear_gateway id
clear_gateway_\0:
    li tp, (RV_PIC_BASE_ADDR + RV_PIC_MEIGWCLR_OFFSET + (\id <<2))
    sw zero, 0(tp)
.endm</pre>
```

8 Performance Monitoring

This chapter describes the performance monitoring features of the SweRV EH2 core.

8.1 Features

SweRV EH2 provides these performance monitoring features:

- Four standard 64-bit wide event counters
- Standard separate event selection for each counter
- Standard selective count enable/disable controllability
- Standard synchronized counter enable/disable controllability
- Standard cycle counter
- Standard retired instructions counter
- Support for standard SoC-based machine timer registers

8.2 Control/Status Registers

8.2.1 Standard RISC-V Registers

A list of performance monitoring-related standard RISC-V CSRs with references to their definitions:

- Machine Hardware Performance Monitor (mcycle{|h}^{30,31}, minstret{|h}, mhpmcounter3{|h}-mhpmcounter31{|h}, and mhpmevent3-mhpmevent31) (see Section 3.1.11 in [2])
- Machine Counter-Inhibit Register³² (mcountinhibit³³) (see Section 3.1.13 in [2])
- Machine Timer Registers (mtime and mtimecmp) (see Section 3.1.10 in [2])

8.3 Counters

Only event counters 3 to 6 (mhpmcounter3{|h}-mhpmcounter6{|h}) and their corresponding event selectors (mhpmevent3-mhpmevent6) are functional on SweRV EH2. Event counters 7 to 31 (mhpmcounter7{|h}-mhpmcounter31{|h}) and their corresponding event selectors (mhpmevent7-mhpmevent31) are hardwired to '0'.

8.4 Count-Impacting Conditions

A few comments to consider on conditions that have an impact on the performance monitor counting:

- While in the pmu/fw-halt power management state, performance counters (including the mcycle³⁰ counter) are disabled.
- While in debug halt (db-halt) state, the stopcount bit in the dcsr (Debug Control and Status Register) register determines if performance counters are enabled.
- While in the pmu/fw-halt power management state or the debug halt (db-halt) state with the *stopcount* bit set, DMA accesses are allowed, but not counted by the performance counters. It would be up to the bus master to count accesses while the core is in a halt state.
- While executing PAUSE, performance counters are enabled.

³⁰ Note that the mcycle/mcycleh registers are implemented per thread (i.e., per hart) in the SweRV EH2 core, whereas in other cores these registers may be implemented per core.

³¹ For hart1 (T1), the mcycle counter is held in reset until hart1 has been started (i.e., has exited the idle state).

³² The standard mcountinhibit register which was recently added to [2] replaces the non-standard mgpmc register of the previous SweRV generation. The mcountinhibit register provides the same functionality as the mgpmc register did, but at a much finer granularity (i.e., an enable/disable control bit per standard hardware performance counter instead of a single control bit for the mhpmcounter3 - mhpmcounter6 counters).

 $^{^{33}}$ Since the mcycle/mcycleh registers are implemented per thread, the CY bit of the per-thread mcountinhibit register only controls the incrementing of the mcycle/mcycleh registers of the respective hart.

Also, it is recommended that the performance counters are disabled (using the mgpmc register) before the counters and event selectors are modified, and then reenabled again. This minimizes the impact of reading and writing the counter and event selector CSRs on the event count values, specifically for the CSR read/write events (i.e., events #16 and #17). In general, performance counters are incremented after a read access to the counter CSRs, but before a write access to the counter CSRs.

8.5 Events

Table 8-1 provides a list of the countable events.

Note: The event selector registers mhpmevent3-mhpmevent6 have WARL behavior. When writing a value larger than the highest supported event number, the event selector is set to the highest event number.

Table 8-1 List of Countable Events

Legend: Description: IP = In-Pipe; OOP = Out-Of-Pipe / Scope: C = per-Core; T = per-Thread

Event No	Event Name	Description	Scope
0		Reserved (no event counted)	
	Ev	ents counted while in Active (C0) state	
1	cycles clocks active	Number of cycles clock active (OOP)	С
2	I-cache hits	Number of I-cache hits (OOP, speculative, valid fetch & hit)	Т
3	I-cache misses	Number of I-cache misses (OOP, valid fetch & miss)	Т
4	instr committed - all	Number of all (16b+32b) instructions committed (IP, non-speculative, 0/1/2)	Т
5	instr committed - 16b	Number of 16b instructions committed (IP, non-speculative, 0/1/2)	Т
6	instr committed - 32b	Number of 32b instructions committed (IP, non-speculative, 0/1/2)	Т
7	instr aligned - all	Number of all (16b+32b) instructions aligned (OOP, speculative, 0/1/2)	Т
8	instr decoded - all	Number of all (16b+32b) instructions decoded (OOP, speculative, 0/1/2)	Т
9	muls committed	Number of multiplications committed (IP, 0/1)	Т
10	divs committed	Number of divisions and remainders committed (IP, 0/1)	Т
11	loads committed	Number of loads committed (IP, 0/1)	Т
12	stores committed	Number of stores committed (IP, 0/1)	Т
13	misaligned loads	Number of misaligned loads (IP, 0/1)	Т
14	misaligned stores	Number of misaligned stores (IP, 0/1)	Т
15	alus committed	Number of ALU ³⁴ operations committed (IP, 0/1/2)	Т
16	CSR read	Number of CSR read instructions committed (IP, 0/1)	Т
17	CSR read/write	Number of CSR read/write instructions committed (IP, 0/1)	Т
18	CSR write rd==0	Number of CSR write rd==0 instructions committed (IP, 0/1)	Т
19	ebreak	Number of ebreak instructions committed (IP, 0/1)	Т

³⁴ NOP is an ALU operation. WFI is implemented as a NOP in SweRV EH2 and, hence, counted as an ALU operation was well.

Copyright © 2020 Western Digital Corporation or its affiliates; Licensed under Apache-2.0

Event No	Event Name	Description	Scope
20	ecall	Number of ecall instructions committed (IP, 0/1)	Т
21	fence	Number of fence instructions committed (IP, 0/1)	Т
22	fence.i	Number of fence.i instructions committed (IP, 0/1)	Т
23	mret	Number of mret instructions committed (IP, 0/1)	Т
24	branches committed	Number of branches committed (IP)	Т
25	branches mispredicted	Number of branches mispredicted (IP)	Т
26	branches taken	Number of branches taken (IP)	Т
27	unpredictable branches	Number of unpredictable branches (IP)	Т
28	cycles fetch stalled	Number of cycles fetch ready but stalled (OOP)	Т
29	cycles aligner stalled	Number of cycles one or more instructions valid in aligner but IB full (OOP)	Т
30	cycles decode stalled	Number of cycles one or more instructions valid in IB but decode stalled (OOP)	Т
31	cycles postsync stalled	Number of cycles postsync stalled at decode (OOP)	Т
32	cycles presync stalled	Number of cycles presync stalled at decode (OOP)	Т
33		Reserved	
34	cycles SB/WB stalled (lsu_store_stall_any)	Number of cycles decode stalled due to SB or WB full (OOP)	Т
35	cycles DMA DCCM transaction stalled (dma_dccm_stall_any)	Number of cycles DMA stalled due to decode for load/store (OOP)	С
36	cycles DMA ICCM transaction stalled (dma_iccm_stall_any)	Number of cycles DMA stalled due to fetch (OOP)	С
37	exceptions taken	Number of exceptions taken (IP)	Т
38	timer interrupts taken	Number of timer ³⁵ interrupts taken (IP)	Т
39	external interrupts taken	Number of external interrupts taken (IP)	Т
40	TLU flushes (flush lower)	Number of TLU flushes (flush lower) (IP)	Т
41	branch error flushes	Number of branch error flushes (IP)	Т
42	I-bus transactions - instr	Number of instr transactions on I-bus interface (OOP)	Т
43	D-bus transactions - Id/st	Number of Id/st transactions on D-bus interface (OOP)	Т
44	D-bus transactions - misaligned	Number of misaligned transactions on D-bus interface (OOP)	Т
45	I-bus errors	Number of transaction errors on I-bus interface (OOP)	Т
46	D-bus errors	Number of transaction errors on D-bus interface (OOP)	Т

_

³⁵ Events counted include interrupts triggered by the standard RISC-V platform-level timer as well as by the internal timers.

Event No	Event Name	Description	Scope
47	cycles stalled due to I- bus busy	Number of cycles stalled due to AXI4 or AHB-Lite I-bus busy (OOP)	Т
48	cycles stalled due to D- bus busy	Number of cycles stalled due to AXI4 or AHB-Lite D-bus busy (OOP)	Т
49	cycles interrupts disabled	Number of cycles interrupts disabled (MSTATUS.MIE==0) (OOP)	Т
50	cycles interrupts stalled while disabled	Number of cycles interrupts stalled while disabled (MSTATUS.MIE==0) (OOP)	Т
51	amo*	Number of atomic ³⁶ instructions committed (IP, 0/1)	Т
52	lr	Number of 1r instructions committed (IP, 0/1)	Т
53	sc	Number of sc ³⁷ instructions committed (IP, 0/1)	Т
54		Reserved	
55	D-bus loads committed	Number of load instructions to D-bus committed (IP, 0/1)	Т
56	D-bus stores committed	Number of store instructions to D-bus committed (IP, 0/1)	Т
57 - 511		Reserved	
	Events cou	inted while in Active (C0) or Sleep (C3) states	
512	cycles in Sleep (C3) state	Number of cycles in Sleep (C3) state (OOP)	Т
513	DMA reads (all)	Total number of DMA slave read transactions (OOP)	С
514	DMA writes (all)	Total number of DMA slave write transactions (OOP)	С
515	DMA reads to DCCM	Number of DMA slave read transactions to DCCM (OOP)	С
516	DMA writes to DCCM	Number of DMA slave write transactions to DCCM (OOP)	С

³⁶ LR and SC instructions not included.

 $^{^{\}rm 37}$ Independent of if ${\rm sc}$ succeeds or fails.

9 Cache Control

This chapter describes the features to control the SweRV EH2 core's instruction cache (I-cache).

9.1 Features

The SweRV EH2's I-cache control features are:

- Flushing the I-cache
- Capability to enable/disable I-cache
- Diagnostic access to data, tag, and status information of the I-cache

Note: The I-cache is an optional core feature. Instantiation of the I-cache is controlled by the RV_ICACHE_ENABLE build argument.

9.2 Feature Descriptions

9.2.1 Cache Flushing

As described in Section 2.8.2, a debugger may initiate an operation that is equivalent to a fence.i instruction by writing a '1' to the *fence_i* field of the dmst register. As part of executing this operation, the I-cache is flushed (i.e., all entries in the I-cache are invalidated).

9.2.2 Enabling/Disabling I-Cache

As described in Section 2.8.1, each of the 16 memory regions has two control bits which are hosted in the mrac register. One of these control bits, *cacheable*, controls if accesses to that region may be cached. If the *cacheable* bits of all 16 regions are set to '0', the I-cache is effectively turned off.

9.2.3 Diagnostic Access

For firmware as well as hardware debug, direct access to the raw content of the data array, tag array, and status bits of the I-cache may be important. Instructions stored in the cache, the tag of a cache line as well as status information including a line's valid bit and a set's LRU bits can be manipulated. It is also possible to inject a parity/ECC error in the data or tag array to check error recovery. Five per-thread control registers are used to provide read/write diagnostic access to the two arrays and status bits. The dicawics register controls the selection of the array, way, and index of a cache line. The dicad0/0h/1 and dicago registers are used to perform a read or write access to the selected array location. See Sections 9.5.1 - 9.5.5 for more detailed information.

Note: The instructions and the tags are stored in parity/ECC-protected SRAM arrays. The status bits are stored in flops.

9.3 Use Cases

The I-cache control features can be broadly divided into two categories:

1. Debug Support

A few examples how diagnostic accesses (Section 9.2.3) may be useful for debug:

- Generating an I-cache dump (e.g., to investigate performance issues).
- Injecting parity/ECC errors in the data or tag array of the I-cache.
- Diagnosing stuck-at bits in the data or tag array of the I-cache.
- Preloading the I-cache if a hardware bug prevents instruction fetching from memory.

2. Performance Evaluation

To evaluate the performance advantage of the I-cache, it is useful to run code with and without the cache enabled. Enabling and disabling the I-cache (Section 9.2.2) is an essential feature for this.

9.4 Theory of Operation

9.4.1 Read a Chunk of an I-cache Cache Line

The following steps must be performed to read a 64-bit chunk of instruction data and its associated 4 parity / 7 ECC bits in an I-cache cache line:

- 1. Write array/way/address information which location to access in the I-cache to the dicawics register:
 - array field: 0 (i.e., I-cache data array),
 - way field: way to be accessed (i.e., 0..1 for 2-way or 0..3 for 4-way set-associative cache), and
 - index field: index of cache line to be accessed.
- 2. Read the dicago register which causes a read access from the I-cache data array at the location selected by the dicawics register.
- 3. Read the dicad0 and dicad0h registers to get the selected 64-bit cache line chunk (*instr* fields), and read the dicad1 register to get the associated parity/ECC bits (*parity0/1/2/3 / ecc* fields).

9.4.2 Write a Chunk of an I-cache Cache Line

The following steps must be performed to write a 64-bit chunk of instruction data and its associated 4 parity / 7 ECC bits in an I-cache cache line:

- 1. Write array/way/address information which location to access in the I-cache to the dicawics register:
 - array field: 0 (i.e., I-cache data array),
 - way field: way to be accessed (i.e., 0..1 for 2-way or 0..3 for 4-way set-associative cache), and
 - index field: index of cache line to be accessed.
- 2. Write the new instruction data to the *instr* fields of the dicad0 and dicad0h registers, and write the calculated correct instruction parity/ECC bits (unless error injection should be performed) to the *parity0/1/2/3* / ecc and fields of the dicad1 register.
- 3. Write a '1' to the go field of the dicago register which causes a write access to the I-cache data array copying the information stored in the dicad0/0h/1 registers to the location selected by the dicawics register.

9.4.3 Read or Write a Full I-cache Cache Line

The following steps must be performed to read or write instruction data and associated parity/ECC bits of a full I-cache cache line:

- 1. Start with an index naturally aligned to the 64- or 32-byte cache line size (i.e., index[5:3] = '000' for 64-byte or index[4:3] = '00' for 32-byte).
- 2. Perform steps in Section 9.4.1 to read or Section 9.4.2 to write.
- 3. Increment the index.
- 4. Go back to step 2.) for a total of 8 (for 64-byte line size) or 4 (for 32-byte line size) iterations.

9.4.4 Read a Tag and Status Information of an I-cache Cache Line

The following steps must be performed to read the tag, tag's parity/ECC bit(s), and status information of an I-cache cache line:

- 1. Write array/way/address information which location to access in the I-cache to the dicawics register:
 - array field: 1 (i.e., I-cache tag array and status),
 - way field: way to be accessed (i.e., 0..1 for 2-way or 0..3 for 4-way set-associative cache), and
 - index field: index of cache line to be accessed.
- 2. Read the dicago register which causes a read access from the I-cache tag array and status bits at the location selected by the dicawics register.
- Read the dicad0 register to get the selected cache line's tag (tag field) and valid bit (valid field) as well as
 the set's LRU bits (Iru field), and read the dicad1 register to get the tag's parity/ECC bit(s) (parity0 / ecc
 field).

9.4.5 Write a Tag and Status Information of an I-cache Cache Line

The following steps must be performed to write the tag, tag's parity/ECC bit, and status information of an I-cache cache line:

- 1. Write array/way/address information which location to access in the I-cache to the dicawics register:
 - array field: 1 (i.e., I-cache tag array and status),
 - way field: way to be accessed (i.e., 0..1 for 2-way or 0..3 for 4-way set-associative cache), and
 - index field: index of cache line to be accessed.
- 2. Write the new tag, valid, and LRU information to the tag, valid, and Iru fields of the dicad0 register, and write the calculated correct tag parity/ECC bit (unless error injection should be performed) to the parity0/ecc field of the dicad1 register.
- 3. Write a '1' to the go field of the dicago register which causes a write access to the I-cache tag array and status bits copying the information stored in the dicad0/1 registers to the location selected by the dicawics register.

9.5 I-Cache Control/Status Registers

A summary of the I-cache control/status registers in CSR address space:

- I-Cache Array/Way/Index Selection Register (dicawics) (see Section 9.5.1)
- I-Cache Array Data 0 Register (dicad0) (see Section 9.5.2)
- I-Cache Array Data 0 High Register (dicad0h) (see Section 9.5.3)
- I-Cache Array Data 1 Register (dicad1) (see Section 9.5.4)
- I-Cache Array Go Register (dicago) (see Section 9.5.5)

All reserved and unused bits in these control/status registers must be hardwired to '0'. Unless otherwise noted, all read/write control/status registers must have WARL (Write Any value, Read Legal value) behavior.

9.5.1 I-Cache Array/Way/Index Selection Register (dicawics)

The dicawics register is used to select a specific location in either the data array or the tag array / status of the I-cache. In addition to selecting the array, the location in the array must be specified by providing the way, and index. Once selected, the dicad0/0h/1 registers (see Sections 9.5.2, 9.5.3, and 9.5.4) hold the information read from or to be written to the specified location, and the dicago register (see Section 9.5.5) is used to control the read/write access to the specified I-cache array.

The cache line size of the I-cache is either 64 or 32 bytes. The dicawics register addresses a 64-bit chunk of instruction data or a cache line tag with its associated status. Each 64-bit instruction data chunk is protected either with four parity bits (each covering 16 consecutive instruction data bits) or with 7-bit ECC (covering all 64 instruction data bits). There are 8 such chunks in a 64-byte or 4 such chunks in a 32-byte cache line. Each cache line tag is protected either with a single parity bit or with 5-bit ECC.

Note: This register is accessible in **Debug Mode only**. Attempting to access this register in machine mode raises an illegal instruction exception.

This register is mapped to the non-standard read-write CSR address space and hart-specific (i.e., a separate register per thread).

Field	Bits	Description	Access	Reset
Reserved	31:25	Reserved	R	0
array	24	Array select: 0: I-cache data array (incl. parity/ECC bits) 1: I-cache tag array (incl. parity/ECC bits) and status (incl. valid and LRU bits)	R/W	0
Reserved	23:22	Reserved	R	0
way	21:20	Way select: Four-way set-associative cache: way[21:20] Two-way set-associative cache: way[20] (way[21] reserved, must be 0)	R/W	0

Field	Bits	Description	Access	Reset
Reserved	19:17	Reserved	R	0
index ³⁸	16:3	Index address bits select Notes: Index bits are right-justified: For 4-way set-associative cache, index[16] and other unused upper bits (for I-cache sizes smaller than 256KB) must be 0 For 2-way set-associative cache, unused upper bits (for I-cache sizes smaller than 256KB) must be 0 For tag array and status access: For 64-byte cache line size, bits 53 are ignored by hardware	R/W	0
		For 32-byte cache line size, bits 43 are ignored by hardware		
Reserved	2:0	Reserved	R	0

9.5.2 I-Cache Array Data 0 Register (dicad0)

The dicad0 register, in combination with the dicad0h/1 registers (see Sections 9.5.3 and 9.5.4), is used to store information read from or to be written to the I-cache array location specified with the dicawics register (see Section 9.5.1). Triggering a read or write access of the I-cache array is controlled by the dicago register (see Section 9.5.5). The layout of the dicad0 register is different for the data array and the tag array / status, as described in Table 9-2 below.

Note: During normal operation, the parity/ECC bits over the 64-bit instruction data as well as the tag are generated and checked by hardware. However, to enable error injection, the parity/ECC bits must be computed by software for I-cache data and tag array diagnostic writes.

Note: This register is accessible in **Debug Mode only**. Attempting to access this register in machine mode raises an illegal instruction exception.

This register is mapped to the non-standard read-write CSR address space and hart-specific (i.e., a separate register per thread).

Table 9-2 I-Cache Array Data 0 Register (dicad0, at CSR 0x7C9)

Field	Bits	Description	Access	Reset			
I-cache dat	I-cache data array						
instr	31:0	Instruction data 31:16: instruction data bytes 3/2 (protected by parity1 / ecc) 15:0: instruction data bytes 1/0 (protected by parity0 / ecc)	R/W	0			
I-cache tag	array ar	nd status bits					
tag	31:11	Tag Note: Tag bits are right-justified; unused higher bits (for I-cache sizes larger than 8KB) must be 0	R/W	0			
Unused	10:7	Unused	R/W	0			

Copyright © 2020 Western Digital Corporation or its affiliates; Licensed under Apache-2.0

³⁸ SweRV EH2's I-cache supports four- or two-way set-associativity and cache line sizes of 64 or 32 bytes. Each way is subdivided into 2 banks, and each bank is 8 bytes wide. A bank is selected by *index[3]*, and *index[2:0]* address a byte of the 8-byte wide bank.

Field	Bits	Description	Access	Reset
Iru	6:4	Pseudo LRU bits (same bits are accessed independent of selected way):	R/W	0
		Four-way set-associative cache:		
		Iru[4]: way0/1 / way2/3 selection		
		0: way0/1		
		1: way2/3		
		Iru[5]: way0 / way1 selection		
		0: way0		
		1: way1		
		Iru[6]: way2 / way3 selection		
		0: way2		
		1: way3		
		Two-way set-associative cache:		
		Iru[4]: way0 / way1 selection		
		0: way0		
		1: way1		
		Iru[6:5]: Reserved (must be 0)		
Unused	3:1	Unused	R/W	0
valid	0	Cache line valid/invalid:	R/W	0
		0: cache line invalid		
		1: cache line valid		

9.5.3 I-Cache Array Data 0 High Register (dicad0h)

The dicad0h register, in combination with the dicad0 and dicad1 registers (see Sections 9.5.2 and 9.5.4), is used to store information read from or to be written to the I-cache array location specified with the dicawics register (see Section 9.5.1). Triggering a read or write access of the I-cache array is controlled by the dicago register (see Section 9.5.5). The layout of the dicad0h register is described in Table 9-3 below.

Note: During normal operation, the parity/ECC bits over the 64-bit instruction data as well as the tag are generated and checked by hardware. However, to enable error injection, the parity/ECC bits must be computed by software for I-cache data and tag array diagnostic writes.

Note: This register is accessible in **Debug Mode only**. Attempting to access this register in machine mode raises an illegal instruction exception.

This register is mapped to the non-standard read-write CSR address space and hart-specific (i.e., a separate register per thread).

Table 9-3 I-Cache Array Data 0 High Register (dicad0h, at CSR 0x7CC)

Field	Bits	Description	Access	Reset
instr	31:0	Instruction data	R/W	0
		31:16: instruction data bytes 7/6 (protected by parity3 / ecc)		
		15:0: instruction data bytes 5/4 (protected by parity2 / ecc)		

9.5.4 I-Cache Array Data 1 Register (dicad1)

The dicad1 register, in combination with the dicad0/0h registers (see Section 9.5.2 and 9.5.3), is used to store information read from or to be written to the I-cache array location specified with the dicawics register (see Section

9.5.1). Triggering a read or write access of the I-cache array is controlled by the dicago register (see Section 9.5.5). The layout of the dicad1 register is described in Table 9-4 below.

Note: During normal operation, the parity/ECC bits over the 64-bit instruction data as well as the tag are generated and checked by hardware. However, to enable error injection, the parity/ECC bits must be computed by software for I-cache data and tag array diagnostic writes.

Note: This register is accessible in **Debug Mode only**. Attempting to access this register in machine mode raises an illegal instruction exception.

This register is mapped to the non-standard read-write CSR address space and hart-specific (i.e., a separate register per thread).

Table 9-4 I-Cache Array Data 1 Register (dicad1, at CSR 0x7CA)

Field	Bits	Description	Access	Reset
Parity				
Instruction	data			
Reserved	31:4	Reserved	R	0
parity3	3	Even parity for I-cache data bytes 7/6 (instr[31:16] in dicad0h)	R/W	0
parity2	2	Even parity for I-cache data bytes 5/4 (instr[15:0] in dicad0h)	R/W	0
parity1	1	Even parity for I-cache data bytes 3/2 (instr[31:16] in dicad0)	R/W	0
parity0	0	Even parity for I-cache data bytes 1/0 (instr[15:0] in dicad0)	R/W	0
Tag				
Reserved	31:1	Reserved	R	0
parity0	0	Even parity for I-cache tag (tag)	R/W	0
ECC				
Instruction	data			
Reserved	31:7	Reserved	R	0
ecc	6:0	ECC for I-cache data bytes 7/6/5/4/3/2/1/0 (instr[31:0] in dicad0h and instr[31:0] in dicad0)	R/W	0
Tag				
Reserved	31:5	Reserved	R	0
ecc	4:0	ECC for I-cache tag (tag)	R/W	0

9.5.5 I-Cache Array Go Register (dicago)

The dicago register is used to trigger a read from or write to the I-cache array location specified with the dicawics register (see Section 9.5.1). Reading the dicago register populates the dicado/dicadoh/dicado registers (see Sections 9.5.2, 9.5.3, and 9.5.4) with the information read from the I-cache array. Writing a '1' to the *go* field of the dicago register copies the information stored in the dicado/dicadoh/dicado registers to the I-cache array. The layout of the dicago register is described in Table 9-5 below.

Note: This register is accessible in **Debug Mode only**. Attempting to access this register in machine mode raises an illegal instruction exception.

The go field of the dicago register has W1R0 (Write 1, Read 0) behavior, as also indicated in the 'Access' column.

This register is mapped to the non-standard read-write CSR address space and hart-specific (i.e., a separate register per thread).

Table 9-5 I-Cache Array Go Register (dicago, at CSR 0x7CB)

Field	Bits	Description	Access	Reset
Reserved	31:1	Reserved	R	0
go	0	Read triggers an I-cache read, write-1 triggers an I-cache write	R0/W1	0

10 Low-Level Core Control

This chapter describes some low-level core control registers.

10.1 Control/Status Registers

A summary of platform-specific control/status registers in CSR space:

- Feature Disable Control Register (mfdc) (see Section 10.1.1)
- Clock Gating Control Register (mcgc) (see Section 10.1.2)

All reserved and unused bits in these control/status registers must be hardwired to '0'. Unless otherwise noted, all read/write control/status registers must have WARL (Write Any value, Read Legal value) behavior.

10.1.1 Feature Disable Control Register (mfdc)

The mfdc register hosts low-level core control bits to disable specific features. This may be useful in case a feature intended to increase core performance should prove to have problems.

Note: fence.i instructions are required before and after writes to the mfdc register.

Note: The default state of the controllable features is 'enabled'. Firmware may turn off a feature if needed.

This register is mapped to the non-standard read/write CSR address space and shared by the harts (i.e., one register per core).

Table 10-1 Feature Disable Control Register (mfdc, at CSR 0x7F9)

Field	Bits	Description	Access	Reset
Reserved	31:19	Reserved	R	0
dqc	18:16	DMA QoS control (see Section 2.14.3)	R/W	7
Reserved	15:12	Reserved	R	0
elfd	11	External load forwarding disable: 0: enable external load forwarding 1: disable external load forwarding	R/W	0
did	10	Dual issue disable: 0: dual issue 1: single issue	R/W	0
Reserved	9	Reserved	R	0
cecd	8	Core ECC check disable: 0: ICCM/DCCM ECC checking enabled 1: ICCM/DCCM ECC checking disabled	R/W	0
Reserved	7	Reserved	R	0
sepd	6	Side effect posted disable: 0: side effect stores handled as posted writes 1: side effect stores block all subsequent bus transactions until store response with default value received Note: Reset value depends on selected bus core build argument	R/W	0 (AHB-Lite) 1 (AXI4)
Reserved	5:4	Reserved	R	0

Field	Bits	Description	Access	Reset
bpd	3	Branch prediction disable: 0: enable branch prediction and return address stack 1: disable branch prediction and return address stack	R/W	0
wbcd	2	Write Buffer (WB) coalescing disable: 0: enable Write Buffer coalescing 1: disable Write Buffer coalescing	R/W	0
Reserved	1	Reserved	R	0
pd	0	Pipelining disable: 0: pipelined execution 1: single instruction execution	R/W	0

10.1.2 Clock Gating Control Register (mcgc)

The mcgc register hosts low-level core control bits to override clock gating for specific units. This may be useful in case a unit intended to be clock gated should prove to have problems when in lower power mode.

Note: The default state of the clock gating overrides is 'disabled'. Firmware may turn off clock gating (i.e., set the clock gating override bit) for a specific unit if needed.

This register is mapped to the non-standard read/write CSR address space and shared by the harts (i.e., one register per core).

Table 10-2 Clock Gating Control Register (mcgc, at CSR 0x7F8)

Field	Bits	Description	Access	Reset
Reserved	31:9	Reserved	R	0
misc	8	Miscellaneous clock gating override: 0: enable clock gating 1: clock gating override	R/W	0
dec	7	DEC clock gating override: 0: enable clock gating 1: clock gating override	R/W	0
exu	6	EXU clock gating override: 0: enable clock gating 1: clock gating override	R/W	0
ifu	5	IFU clock gating override: 0: enable clock gating 1: clock gating override	R/W	0
Isu	4	LSU clock gating override: 0: enable clock gating 1: clock gating override	R/W	0
bus	3	Bus clock gating override: 0: enable clock gating 1: clock gating override	R/W	0

Field	Bits	Description	Access	Reset
pic	2	PIC clock gating override: 0: enable clock gating 1: clock gating override	R/W	0
dccm	1	DCCM clock gating override: 0: enable clock gating 1: clock gating override	R/W	0
iccm	0	ICCM clock gating override: 0: enable clock gating 1: clock gating override	R/W	0

11 Standard RISC-V CSRs with Core-Specific Adaptations

A summary of standard RISC-V control/status registers in CSR space with platform-specific adaptations:

- Machine Interrupt Enable (mie) and Machine Interrupt Pending (mip) Registers (see Section 11.1.1)
- Machine Cause Register (mcause) (see Section 11.1.2)
- Machine Hardware Thread ID Register (mhartid) (see Section 11.1.3)

All reserved and unused bits in these control/status registers must be hardwired to '0'. Unless otherwise noted, all read/write control/status registers must have WARL (Write Any value, Read Legal value) behavior.

11.1.1 Machine Interrupt Enable (mie) and Machine Interrupt Pending (mip) Registers

The standard RISC-V mie and mip registers hold the machine interrupt enable and interrupt pending bits, respectively. Since SweRV EH2 only supports machine mode, all supervisor- and user-specific bits are not implemented. In addition, the mie/mip registers also host the platform-specific local interrupt enable/pending bits (shown with a gray background in Table 11-1 and Table 11-2 below).

The mie register is a standard read/write CSR and hart-specific (i.e., a separate register per thread).

Table 11-1 Machine Interrupt Enable Register (mie, at CSR 0x304)

Field	Bits	Description	Access	Reset
Reserved	31	Reserved	R	0
mceie	30	Correctable error local interrupt enable	R/W	0
mitie0	29	Internal timer 0 local interrupt enable	R/W	0
mitie1	28	Internal timer 1 local interrupt enable	R/W	0
Reserved	27:12	Reserved	R	0
meie	11	Machine external interrupt enable	R/W	0
Reserved	10:8	Reserved	R	0
mtie	7	Machine timer interrupt enable	R/W	0
Reserved	6:4	Reserved	R	0
msie	3	Machine software interrupt enable	R/W	0
Reserved	2:0	Reserved	R	0

The mip register is a standard read/write CSR and hart-specific (i.e., a separate register per thread).

Note: All M-mode interrupt pending bits of the read/write mip register are read-only.

Table 11-2 Machine Interrupt Pending Register (mip, at CSR 0x344)

Field	Bits	Description	Access	Reset
Reserved	31	Reserved	R	0
mceip	30	Correctable error local interrupt pending	R	0
mitip0	29	Internal timer 0 local interrupt pending	R	0
mitip1	28	Internal timer 1 local interrupt pending	R	0
Reserved	27:12	Reserved	R	0
meip	11	Machine external interrupt pending	R	0

Field	Bits	Description	Access	Reset
Reserved	10:8	Reserved	R	0
mtip	7	Machine timer interrupt pending	R	0
Reserved	6:4	Reserved	R	0
msip	3	Machine software interrupt pending	R	0
Reserved	2:0	Reserved	R	0

11.1.2 Machine Cause Register (mcause)

The standard RISC-V mcause register indicates the cause for a trap as shown in Table 11-3, including standard exceptions/interrupts, platform-specific local interrupts (with light gray background), and NMI causes (with dark gray background).

Additional trap information is provided in the mscause register (see Section 2.8.5) which allows the determination of the exact cause of a trap for cases where multiple, different conditions share a single trap code.

The mcause register has WLRL (Write Legal value, Read Legal value) behavior.

This register is a standard read/write CSR and hart-specific (i.e., a separate register per thread).

Table 11-3 Machine Cause Register (mcause, at CSR 0x342)

Туре	Trap Code	Value mcause[31:0]	Description	Section(s)	
NMI	N/A	0x0000_0000	NMI pin assertion	2.16	
	1	0x0000_0001	Instruction access fault	2.7.5, 2.7.7, and 3.4	
	2	0x0000_0002	Illegal instruction		
	3	0x0000_0003	Breakpoint		
	4	0x0000_0004	Load address misaligned	2.7.6	
Exception	5	0x0000_0005	Load access fault	2.7.5, 2.7.7, and 3.4	
	6	0x0000_0006	Store/AMO address misaligned	2.7.6	
	7	0x0000_0007	Store/AMO access fault	2.7.5, 2.7.7, and 3.4	
	11	0x0000_000B	Environment call from M-mode		
	3	0x8000_0003	Machine software interrupt	2.17	
	7	0x8000_0007	Machine timer ³⁹ interrupt		
Interrupt	11	0x8000_000B	Machine external interrupt	7	
Interrupt	28	0x8000_001C	Machine internal timer 1 local interrupt	5.3	
	29	0x8000_001D	Machine internal timer 0 local interrupt	5.3	
	30	0x8000_001E	Machine correctable error local interrupt	2.7.2	

³⁹ Core external timer

_

Туре	Trap Code	Value mcause[31:0]	Description	Section(s)
		0xF000_0000	Machine D-bus store error NMI	2.7.1 and
		0xF000_0001	Machine D-bus non-blocking load error NMI	2.16
NMI	N/A	0xF000_1000	Machine Fast Interrupt double-bit ECC error NMI	
		0xF000_1001	Machine Fast Interrupt DCCM region access error NMI	7.6.1 and 2.16
		0xF000_1002	Machine Fast Interrupt non-DCCM region NMI	

Note: All other values are reserved.

11.1.3 Machine Hardware Thread ID Register (mhartid)

The standard RISC-V mhartid register provides the integer ID of the hardware thread running the code. Hart IDs must be unique. Hart IDs might not necessarily be numbered contiguously in a multiprocessor system, but at least one hart must have a hart ID of zero.

Note: In certain cases, it must be ensured that exactly one hart runs some code (e.g., at reset), hence the requirement for one hart to have a known hart ID of zero.

The mhartid register is split into two fixed-sized fields. The SoC must provide a hardwired core ID on the core_id[31:4] bus. The value provided on that bus sources the mhartid register's *coreid* field. If the SoC hosts more than one RISC-V core, each core must have its own unique core_id value. Each hardware thread of the core has a unique, hardwired thread ID which is reflected in the mhartid register's *hartid* field starting at 0x0 up to 0xF. SweRV EH2 implements two hardware threads with thread IDs 0x0 and 0x1.

This register is a standard read-only CSR and hart-specific (i.e., a separate register per thread).

Table 11-4 Machine Hardware Thread ID Register (mhartid, at CSR 0xF14)

Field	Bits	Description	Access	Reset
coreid	31:4	Core ID of this SweRV EH2	R	core_id[31:4] bus value (see Table 15-1)
hartid	3:0	Hardwired per-core hart ID: 0x0: thread 0 (master thread) 0x1: thread 1	R	hardwired thread ID

12 CSR Address Map

12.1 Standard RISC-V CSRs

Table 12-1 lists the SweRV EH2 core-specific standard RISC-V Machine Information CSRs.

Table 12-1 SweRV EH2 Core-Specific Standard RISC-V Machine Information CSRs

Number	Privilege	Name	Description	Scope ⁴⁰	Value
0x301	MRW	misa	ISA and extensions Note: writes ignored	С	0x4000_1105
0xF11	MRO	mvendorid	Vendor ID	С	0x0000_0045
0xF12	MRO	marchid	Architecture ID	С	0x0000_0011
0xF13	MRO	mimpid	Implementation ID	С	0x0000_0002
0xF14	MRO	mhartid	Hardware thread ID	Т	(see Section 11.1.3)

Table 12-2 lists the SweRV EH2 standard RISC-V CSR address map.

Table 12-2 SweRV EH2 Standard RISC-V CSR Address Map

Number	Privilege	Name	Description	Scope ⁴⁰	Section
0x300	MRW	mstatus	Machine status	Т	
0x304	MRW	mie	Machine interrupt enable	Т	11.1.1
0x305	MRW	mtvec	Machine trap-handler base address	Т	
0x320	MRW	mcountinhibit	Machine counter-inhibit register	Т	8.2.1
0x323	MRW	mhpmevent3	Machine performance-monitoring event selector	Т	
0x324	MRW	mhpmevent4	Machine performance-monitoring event selector	T	8.2.1
0x325	MRW	mhpmevent5	Machine performance-monitoring event selector	Т	0.2.1
0x326	MRW	mhpmevent6	Machine performance-monitoring event selector	T	
0x340	MRW	mscratch	Scratch register for machine trap handlers	T	
0x341	MRW	mepc	Machine exception program counter	T	
0x342	MRW	mcause	Machine trap cause	Т	11.1.2
0x343	MRW	mtval	Machine bad address or instruction	T	
0x344	MRW	mip	Machine interrupt pending	T	11.1.1
0x7A0	MRW	tselect	Debug/Trace trigger register select	Т	
0x7A1	MRW	tdata1	First Debug/Trace trigger data	Т	
0x7A2	MRW	tdata2	Second Debug/Trace trigger data	Т	
0x7B0	DRW	dcsr	Debug control and status register	Т	
0x7B1	DRW	dpc	Debug PC	Т	

 $^{^{40}}$ C = per-core, T = per-thread

-

Number	Privilege	Name	Description	Scope ⁴⁰	Section
0xB00	MRW	mcycle	Machine cycle counter	T ^{41,42}	8.2.1
0xB02	MRW	minstret	Machine instructions-retired counter	Т	8.2.1
0xB03	MRW	mhpmcounter3	Machine performance-monitoring counter	Т	
0xB04	MRW	mhpmcounter4	Machine performance-monitoring counter	Т	8.2.1
0xB05	MRW	mhpmcounter5	Machine performance-monitoring counter	Т	0.2.1
0xB06	MRW	mhpmcounter6	Machine performance-monitoring counter	Т	
0xB80	MRW	mcycleh	Upper 32 bits of mcycle, RV32I only	T ^{41,42}	8.2.1
0xB82	MRW	minstreth	Upper 32 bits of minstret, RV32I only	Т	8.2.1
0xB83	MRW	mhpmcounter3h	Upper 32 bits of mhpmcounter3, RV32I only	Т	
0xB84	MRW	mhpmcounter4h	Upper 32 bits of mhpmcounter4, RV32I only	Т	8.2.1
0xB85	MRW	mhpmcounter5h	Upper 32 bits of mhpmcounter5, RV32I only	Т	0.2.1
0xB86	MRW	mhpmcounter6h	Upper 32 bits of mhpmcounter6, RV32I only	Т	

12.2 Non-Standard RISC-V CSRs

Table 12-3 summarizes the SweRV EH2 non-standard RISC-V CSR address map.

Table 12-3 SweRV EH2 Non-Standard RISC-V CSR Address Map

Number	Privilege	Name	Description	Scope ⁴⁰	Section
0x7C0	MRW	mrac	Region access control	С	2.8.1
0x7C2	MRW	тсрс	Core pause control	Т	6.6.2
0x7C4	DRW	dmst	Memory synchronization trigger (Debug Mode only)	Т	2.8.2
0x7C6	MRW	mpmc	Power management control	Т	6.6.1
0x7C8	DRW	dicawics	I-cache array/way/index selection (Debug Mode only)	Т	9.5.1
0x7C9	DRW	dicad0	I-cache array data 0 (Debug Mode only)	Т	9.5.2
0x7CA	DRW	dicad1	I-cache array data 1 (Debug Mode only)	Т	9.5.4
0x7CB	DRW	dicago	I-cache array go (Debug Mode only)	Т	9.5.5
0x7CC	DRW	dicad0h	I-cache array data 0 high (Debug Mode only)	T	9.5.3
0x7CE	MRW	mfdht	Force debug halt threshold	С	6.6.3
0x7CF	MRW	mfdhs	Force debug halt status	Т	6.6.4
0x7D2	MRW	mitcnt0	Internal timer counter 0	Т	5.4.1
0x7D3	MRW	mitb0	Internal timer bound 0	Т	5.4.2
0x7D4	MRW	mitctl0	Internal timer control 0	T	5.4.3

⁴¹ Note that the mcycle/mcycleh registers are implemented per thread (i.e., per hart) in the SweRV EH2 core, whereas in other cores these registers may be implemented per core.

Copyright © 2020 Western Digital Corporation or its affiliates; Licensed under Apache-2.0

⁴² For hart1 (T1), the mcycle counter is held in reset until hart1 has been started (i.e., has exited the idle state).

Number	Privilege	Name	Description	Scope ⁴⁰	Section
0x7D5	MRW	mitcnt1	Internal timer counter 1	Т	5.4.1
0x7D6	MRW	mitb1	Internal timer bound 1	Т	5.4.2
0x7D7	MRW	mitctl1	Internal timer control 1	Т	5.4.3
0x7F0	MRW	micect	I-cache error counter/threshold	С	3.5.1
0x7F1	MRW	miccmect	ICCM correctable error counter/threshold	С	3.5.2
0x7F2	MRW	mdccmect	DCCM correctable error counter/threshold	С	3.5.3
0x7F8	MRW	mcgc	Clock gating control	С	10.1.2
0x7F9	MRW	mfdc	Feature disable control	С	10.1.1
0x7FC	MRW	mhartstart	Hart start control	С	4.4.2
0x7FE	MRW	mnmipdel	NMI pin delegation	С	4.4.3
0x7FF	MRW	mscause	Machine secondary cause	Т	2.8.5
0xBC0	MRW	mdeau	D-Bus error address unlock	Т	2.8.4
0xBC8	MRW	meivt	External interrupt vector table	Т	7.11.7
0xBC9	MRW	meipt	External interrupt priority threshold	T	7.11.6
0xBCA	MRW	meicpct	External interrupt claim ID / priority level capture trigger	Т	7.11.9
0xBCB	MRW	meicidpl	External interrupt claim ID's priority level	T	7.11.10
0xBCC	MRW	meicurpl	External interrupt current priority level	Т	7.11.11
0xFC0	MRO	mdseac	D-bus first error address capture	Т	2.8.3
0xFC4	MRO	mhartnum	Total number harts	С	4.4.1
0xFC8	MRO	meihap	External interrupt handler address pointer	Т	7.11.8

13 Interrupt Priorities

Table 13-1 summarizes the SweRV EH2 platform-specific (Local) and standard RISC-V (External, Software, and Timer) relative interrupt priorities.

Table 13-1 SweRV EH2 Platform-specific and Standard RISC-V Interrupt Priorities

Interrupt	Section
Non-Maskable Interrupt (standard RISC-V)	2.16
External interrupt (standard RISC-V)	7
Correctable error (local interrupt)	2.7.2
Software interrupt (standard RISC-V)	2.17
Timer interrupt (standard RISC-V)	
Internal timer 0 (local interrupt)	5.3
Internal timer 1 (local interrupt)	5.3

Lowest Interrupt Priority

14 Clock and Reset

This chapter describes clocking and reset signals used by the SweRV EH2 core complex.

14.1 Features

The SweRV EH2 core complex's clock and reset features are:

- Support for independent clock ratios for four separate system bus interfaces
 - System bus clock ratios controlled by SoC
- Single core complex clock input
 - System bus clock ratios controlled by enable signals
- Single core complex reset signal
 - Ability to reset to Debug Mode
- Separate Debug Module reset signal
 - o Allows to interact with Debug Module when core complex is still in reset

14.2 Clocking

14.2.1 Regular Operation

The SweRV EH2 core complex is driven by a single clock (clk). All input and output signals, except those listed in Table 14-1, are synchronous to clk.

The core complex provides three master system bus interfaces (for instruction fetch, load/store data, and debug) as well as one slave (DMA) system bus interface. The SoC controls the clock ratio for each system bus interface via the clock enable signal (*_bus_clk_en). The clock ratios selected by the SoC may be the same or different for each system bus.

Figure 14-1 depicts the conceptual relationship of the clock (clk), system bus enable (*_bus_clk_en) used to select the clock ratio for each system bus, and the data (*data) of the respective system bus.




Figure 14-1 Conceptual Clock, Clock-Enable, and Data Timing Relationship

Note that the clock net is not explicitly buffered, as the clock tree is expected to be synthesized during place-and-route. The achievable clock frequency depends on the configuration, the sizes and configuration of I-cache and I/DCCMs, and the silicon implementation technology.

14.2.2 System Bus-to-Core Clock Ratios

Figure 14-2 to Figure 14-9 depict the timing relationships of clock, clock-enable, and data for the supported system bus clock ratios from 1:1 (i.e., the system bus and core run at the same rate) to 1:8 (i.e., the system bus runs eight times slower than the core).




Figure 14-2 1:1 System Bus-to-Core Clock Ratio




Figure 14-3 1:2 System Bus-to-Core Clock Ratio




Figure 14-4 1:3 System Bus-to-Core Clock Ratio




Figure 14-5 1:4 System Bus-to-Core Clock Ratio




Figure 14-6 1:5 System Bus-to-Core Clock Ratio




Figure 14-7 1:6 System Bus-to-Core Clock Ratio




Figure 14-8 1:7 System Bus-to-Core Clock Ratio




Figure 14-9 1:8 System Bus-to-Core Clock Ratio

14.2.3 Asynchronous Signals

Table 14-1 provides a list of signals which are asynchronous to the core clock (clk). Signals which are inputs to the core complex are synchronized to clk in the core complex logic. Signals which are outputs of the core complex must

be synchronized outside of the core complex logic if the respective receiving clock domain is driven by a different clock than clk.

Note that each asynchronous input passes through a two-stage synchronizer. The signal must be asserted for at least two full clk cycles to guarantee it is detected by the core complex logic. Shorter pulses might be dropped by the synchronizer circuit.

Table 14-1 Core Complex Asynchronous Signals

Signal	Dir	Description	
Interrupts			
extintsrc_req[pt.PIC_TOTAL_INT:1]	in	External interrupts	
soft_int[pt.NUM_THREADS-1:0]	in	Standard RISC-V software interrupts (per thread)	
timer_int[pt.NUM_THREADS-1:0]	in	Standard RISC-V timer interrupt (per thread)	
nmi_int	in	Non-Maskable Interrupt	
Power Management Unit (PMU) Interface (per Thread)			
i_cpu_halt_req[pt.NUM_THREADS-1:0]	in	PMU halt request to thread	
i_cpu_run_req[pt.NUM_THREADS-1:0]	in	PMU run request to thread	
Multi-Processor Controller (MPC) Debug Interface (per Thread)			
mpc_debug_halt_req[pt.NUM_THREADS-1:0]	in	MPC debug halt request to thread	
mpc_debug_run_req[pt.NUM_THREADS-1:0]	in	MPC debug run request to thread	
JTAG			
jtag_tck	in	JTAG Test Clock	
jtag_tms	in	JTAG Test Mode Select (synchronous to jtag_tck)	
jtag_tdi	in	JTAG Test Data In (synchronous to jtag_tck)	
jtag_trst_n	in	JTAG Test Reset	
jtag_tdo	out	JTAG Test Data Out (synchronous to jtag_tck)	

14.3 Reset

The SweRV EH2 core complex provides two reset signals, the core complex reset (see Section 14.3.1) and the Debug Module reset (see Section 14.3.2).

14.3.1 Core Complex Reset (rst_l)

As shown in Figure 14-10, the core complex reset signal (rst_1) is active-low, may be asynchronously asserted, but must be synchronously deasserted to avoid any glitches. The rst_1 input signal is not synchronized to the core clock (clk) inside the core complex logic. All core complex flops are reset asynchronously.




Figure 14-10 Conceptual Clock and Reset Timing Relationship

Note that the core complex clock (clk) must be stable before the core complex reset (rst_l) is deasserted. Also, the rst_l signal is not explicitly buffered, as synthesis tools are expected to automatically buffer the rst_l net.

Note: The core complex reset signal resets the entire SweRV EH2 core complex, except the Debug Module.

14.3.2 Debug Module Reset (dbg_rst_l)

The Debug Module reset signal (dbg_rst_1) is an active-low signal which resets the SweRV EH2 core complex's Debug Module as well as the synchronizers between the JTAG interface and the core complex. The Debug Module reset signal may be connected to the power-on reset signal of the SoC. This allows an external debugger to interact with the Debug Module when the core complex reset signal (rst_1) is still asserted.

If this layered reset functionality is not required, the <code>dbg_rst_l</code> signal may be tied to the <code>rst_l</code> signal outside the core complex.

14.3.3 Debugger Initiating Reset via JTAG Interface

A debugger may also initiate a reset of the core complex logic via the JTAG interface. Note that such a reset assertion is not visible to the SoC. Resetting the core complex while the core is accessing any SoC memory locations may result in unpredictable behavior. Recovery may require an assertion of the SoC master reset.

14.3.4 Core Complex Reset to Debug Mode

The RISC-V Debug specification [3] states a requirement that the debugger must be able to be in control from the first executed instruction of a program after a reset.

The Debug Module controls the core-complex-internal ndmreset (non-debug module reset) signal. This signal resets the core complex (except for the Debug Module and Debug Transport Module).

The following sequence is used to reset the core and execute the first instruction in Debug Mode (i.e., db-halt state):

- 1. Take Debug Module out of reset
 - Set dmactive bit in dmcontrol register (dmcontrol = 0x0000_0001)
- 2. Halt the core
 - Set haltreg bit in dmcontrol register (dmcontrol = 0x8000_0001)
- 3. Wait for core halt and remove halt request
 - Clear haltreq bit in dmcontrol register (dmcontrol = 0x0000_0001)
- 4. Reset core complex
 - Set *ndmreset* bit in dmcontrol register (dmcontrol = 0x0000_0003)
- 5. While in reset, assert halt request again with ndmreset still asserted
 - Set haltreg bit in dmcontrol register (dmcontrol = 0x8000_0003)
- 6. Take core complex out of reset with halt request still asserted
 - Clear ndmreset bit in dmcontrol register (dmcontrol = 0x8000_0001)

15 SweRV EH2 Core Complex Port List

Table 15-1 lists the core complex signals. Not all signals are present in a given instantiation. For example, a core complex can only have one bus interface type (AXI4 or AHB-Lite). Signals which are asynchronous to the core complex clock (clk) are marked with "(async)" in the 'Description' column.

Table 15-1 Core Complex Signals

Signal	Dir	Description	
Clock and Clock Enables			
clk	in	Core complex clock	
ifu_bus_clk_en	in	IFU master system bus clock enable	
lsu_bus_clk_en	in	LSU master system bus clock enable	
dbg_bus_clk_en	in	Debug master system bus clock enable	
dma_bus_clk_en	in	DMA slave system bus clock enable	
	Re	set	
rst_l	in	Core complex reset (excl. Debug Module)	
rst_vec[31:1]	in	Core reset vector	
dbg_rst_l	in	Debug Module reset (incl. JTAG synchronizers)	
dec_tlu_mhartstart[pt.NUM_THREADS-1:0]	out	Hart started indication (per thread)	
	Inter	rupts	
nmi_int	in	Non-Maskable Interrupt (async)	
nmi_vec[31:1]	in	Non-Maskable Interrupt vector	
soft_int[pt.NUM_THREADS-1:0]	in	Standard RISC-V software interrupts (per thread, async)	
timer_int[pt.NUM_THREADS-1:0]	in	Standard RISC-V timer interrupt (per thread, async)	
extintsrc_req[pt.PIC_TOTAL_INT:1]	in	External interrupts (async)	
	Cor	e ID	
core_id[31:4]	in	Core ID (mapped to mhartid[31:4])	
Syst	em Bu	s Interfaces	
	A	KI4	
Instruction Fetch Unit Master AXI4 ⁴³			
Write address channel signals			
ifu_axi_awvalid	out	Write address valid (hardwired to 0)	
ifu_axi_awready	in	Write address ready	
ifu_axi_awid[pt.IFU_BUS_TAG-1:0]	out	Write address ID	
ifu_axi_awaddr[31:0]	out	Write address	

⁴³ The IFU issues only read, but no write transactions. However, the IFU write address, data, and response channels are present, but the valid/ready signals are tied off to disable those channels.

Signal	Dir	Description		
ifu_axi_awlen[7:0]	out	Burst length		
ifu_axi_awsize[2:0]	out	Burst size		
ifu_axi_awburst[1:0]	out	Burst type		
ifu_axi_awlock	out	Lock type		
ifu_axi_awcache[3:0]	out	Memory type		
ifu_axi_awprot[2:0]	out	Protection type		
ifu_axi_awqos[3:0]	out	Quality of Service (QoS)		
ifu_axi_awregion[3:0]	out	Region identifier		
Write data channel signals				
ifu_axi_wvalid	out	Write valid (hardwired to 0)		
ifu_axi_wready	in	Write ready		
ifu_axi_wdata[63:0]	out	Write data		
ifu_axi_wstrb[7:0]	out	Write strobes		
ifu_axi_wlast	out	Write last		
Write response channel signals				
ifu_axi_bvalid	in	Write response valid		
ifu_axi_bready	out	Write response ready (hardwired to 0)		
ifu_axi_bid[pt.IFU_BUS_TAG-1:0]	in	Response ID tag		
ifu_axi_bresp[1:0]	in	Write response		
Read address channel signals				
ifu_axi_arvalid	out	Read address valid		
ifu_axi_arready	in	Read address ready		
ifu_axi_arid[pt.IFU_BUS_TAG-1:0]	out	Read address ID		
ifu_axi_araddr[31:0]	out	Read address		
ifu_axi_arlen[7:0]	out	Burst length (hardwired to 0b0000_0000)		
ifu_axi_arsize[2:0]	out	Burst size (hardwired to 0b011)		
ifu_axi_arburst[1:0]	out	Burst type (hardwired to 0b01)		
ifu_axi_arlock	out	Lock type (hardwired to 0)		
ifu_axi_arcache[3:0]	out	Memory type (hardwired to 0b1111)		
ifu_axi_arprot[2:0]	out	Protection type (hardwired to 0b100)		
ifu_axi_arqos[3:0]	out	Quality of Service (QoS) (hardwired to 0b0000)		
ifu_axi_arregion[3:0]	out	Region identifier		
Read data channel signals				
ifu_axi_rvalid	in	Read valid		
ifu_axi_rready	out	Read ready		
ifu_axi_rid[pt.IFU_BUS_TAG-1:0]	in	Read ID tag		

Signal	Dir	Description				
ifu_axi_rdata[63:0]	in	Read data				
ifu_axi_rresp[1:0]	in	Read response				
ifu_axi_rlast	in	Read last				
Load/Store Unit Master AXI4	Load/Store Unit Master AXI4					
Write address channel signals						
lsu_axi_awvalid	out	Write address valid				
lsu_axi_awready	in	Write address ready				
lsu_axi_awid[pt.LSU_BUS_TAG-1:0]	out	Write address ID				
lsu_axi_awaddr[31:0]	out	Write address				
lsu_axi_awlen[7:0]	out	Burst length (hardwired to 0b0000_0000)				
lsu_axi_awsize[2:0]	out	Burst size				
lsu_axi_awburst[1:0]	out	Burst type (hardwired to 0b01)				
lsu_axi_awlock	out	Lock type (hardwired to 0)				
lsu_axi_awcache[3:0]	out	Memory type				
lsu_axi_awprot[2:0]	out	Protection type (hardwired to 0b000)				
lsu_axi_awqos[3:0]	out	Quality of Service (QoS) (hardwired to 0b0000)				
lsu_axi_awregion[3:0]	out	Region identifier				
Write data channel signals						
lsu_axi_wvalid	out	Write valid				
lsu_axi_wready	in	Write ready				
lsu_axi_wdata[63:0]	out	Write data				
lsu_axi_wstrb[7:0]	out	Write strobes				
lsu_axi_wlast	out	Write last				
Write response channel signals						
lsu_axi_bvalid	in	Write response valid				
lsu_axi_bready	out	Write response ready				
lsu_axi_bid[pt.LSU_BUS_TAG-1:0]	in	Response ID tag				
lsu_axi_bresp[1:0]	in	Write response				
Read address channel signals						
lsu_axi_arvalid	out	Read address valid				
lsu_axi_arready	in	Read address ready				
lsu_axi_arid[pt.LSU_BUS_TAG-1:0]	out	Read address ID				
lsu_axi_araddr[31:0]	out	Read address				
lsu_axi_arlen[7:0]	out	Burst length (hardwired to 0b0000_0000)				
lsu_axi_arsize[2:0]	out	Burst size				
lsu_axi_arburst[1:0]	out	Burst type (hardwired to 0b01)				

Signal	Dir	Description
lsu_axi_arlock	out	Lock type (hardwired to 0)
Isu_axi_arcache[3:0]	out	Memory type
lsu_axi_arprot[2:0]	out	Protection type (hardwired to 0b000)
lsu_axi_arqos[3:0]	out	Quality of Service (QoS) (hardwired to 0b0000)
lsu_axi_arregion[3:0]	out	Region identifier
Read data channel signals		
lsu_axi_rvalid	in	Read valid
lsu_axi_rready	out	Read ready
lsu_axi_rid[pt.LSU_BUS_TAG-1:0]	in	Read ID tag
lsu_axi_rdata[63:0]	in	Read data
lsu_axi_rresp[1:0]	in	Read response
lsu_axi_rlast	in	Read last
System Bus (Debug) Master AXI4		
Write address channel signals		
sb_axi_awvalid	out	Write address valid
sb_axi_awready	in	Write address ready
sb_axi_awid[pt.SB_BUS_TAG-1:0]	out	Write address ID (hardwired to 0)
sb_axi_awaddr[31:0]	out	Write address
sb_axi_awlen[7:0]	out	Burst length (hardwired to 0b0000_0000)
sb_axi_awsize[2:0]	out	Burst size
sb_axi_awburst[1:0]	out	Burst type (hardwired to 0b01)
sb_axi_awlock	out	Lock type (hardwired to 0)
sb_axi_awcache[3:0]	out	Memory type (hardwired to 0b1111)
sb_axi_awprot[2:0]	out	Protection type (hardwired to 0b000)
sb_axi_awqos[3:0]	out	Quality of Service (QoS) (hardwired to 0b0000)
sb_axi_awregion[3:0]	out	Region identifier
Write data channel signals		
sb_axi_wvalid	out	Write valid
sb_axi_wready	in	Write ready
sb_axi_wdata[63:0]	out	Write data
sb_axi_wstrb[7:0]	out	Write strobes
sb_axi_wlast	out	Write last
Write response channel signals		
sb_axi_bvalid	in	Write response valid
sb_axi_bready	out	Write response ready
sb_axi_bid[pt.SB_BUS_TAG-1:0]	in	Response ID tag

Signal	Dir	Description		
sb_axi_bresp[1:0]	in	Write response		
Read address channel signals				
sb_axi_arvalid	out	Read address valid		
sb_axi_arready	in	Read address ready		
sb_axi_arid[pt.SB_BUS_TAG-1:0]	out	Read address ID (hardwired to 0)		
sb_axi_araddr[31:0]	out	Read address		
sb_axi_arlen[7:0]	out	Burst length (hardwired to 0b0000_0000)		
sb_axi_arsize[2:0]	out	Burst size		
sb_axi_arburst[1:0]	out	Burst type (hardwired to 0b01)		
sb_axi_arlock	out	Lock type (hardwired to 0)		
sb_axi_arcache[3:0]	out	Memory type (hardwired to 0b0000)		
sb_axi_arprot[2:0]	out	Protection type (hardwired to 0b000)		
sb_axi_arqos[3:0]	out	Quality of Service (QoS) (hardwired to 0b0000)		
sb_axi_arregion[3:0]	out	Region identifier		
Read data channel signals				
sb_axi_rvalid	in	Read valid		
sb_axi_rready	out	Read ready		
sb_axi_rid[pt.SB_BUS_TAG-1:0]	in	Read ID tag		
sb_axi_rdata[63:0]	in	Read data		
sb_axi_rresp[1:0]	in	Read response		
sb_axi_rlast	in	Read last		
DMA Slave AXI4				
Write address channel signals				
dma_axi_awvalid	in	Write address valid		
dma_axi_awready	out	Write address ready		
dma_axi_awid[pt.DMA_BUS_TAG-1:0]	in	Write address ID		
dma_axi_awaddr[31:0]	in	Write address		
dma_axi_awlen[7:0]	in	Burst length		
dma_axi_awsize[2:0]	in	Burst size		
dma_axi_awburst[1:0]	in	Burst type		
dma_axi_awprot[2:0]	in	Protection type		
Write data channel signals				
dma_axi_wvalid	in	Write valid		
dma_axi_wready	out	Write ready		
dma_axi_wdata[63:0]	in	Write data		
dma_axi_wstrb[7:0]	in	Write strobes		

Signal	Dir	Description		
dma_axi_wlast	in	Write last		
Write response channel signals				
dma_axi_bvalid	out	Write response valid		
dma_axi_bready	in	Write response ready		
dma_axi_bid[pt.DMA_BUS_TAG-1:0]	out	Response ID tag		
dma_axi_bresp[1:0]	out	Write response		
Read address channel signals				
dma_axi_arvalid	in	Read address valid		
dma_axi_arready	out	Read address ready		
dma_axi_arid[pt.DMA_BUS_TAG-1:0]	in	Read address ID		
dma_axi_araddr[31:0]	in	Read address		
dma_axi_arlen[7:0]	in	Burst length		
dma_axi_arsize[2:0]	in	Burst size		
dma_axi_arburst[1:0]	in	Burst type		
dma_axi_arprot[2:0]	in	Protection type		
Read data channel signals				
dma_axi_rvalid	out	Read valid		
dma_axi_rready	in	Read ready		
dma_axi_rid[pt.DMA_BUS_TAG-1:0]	out	Read ID tag		
dma_axi_rdata[63:0]	out	Read data		
dma_axi_rresp[1:0]	out	Read response		
dma_axi_rlast	out	Read last		
AHB-Lite				
Instruction Fetch Unit Master AHB-Lite				
Master signals				
haddr[31:0]	out	System address		
hburst[2:0]	out	Burst type (hardwired to 0b000)		
hmastlock	out	Locked transfer (hardwired to 0)		
hprot[3:0]	out	Protection control		
hsize[2:0]	out	Transfer size		
htrans[1:0]	out	Transfer type		
hwrite	out	Write transfer		
Slave signals	Slave signals			
hrdata[63:0]	in	Read data		
hready	in	Transfer finished		
hresp	in	Slave transfer response		

Signal	Dir	Description		
Load/Store Unit Master AHB-Lite				
Master signals				
lsu_haddr[31:0]	out	System address		
lsu_hburst[2:0]	out	Burst type (hardwired to 0b000)		
lsu_hmastlock	out	Locked transfer (hardwired to 0)		
lsu_hprot[3:0]	out	Protection control		
lsu_hsize[2:0]	out	Transfer size		
lsu_htrans[1:0]	out	Transfer type		
lsu_hwdata[63:0]	out	Write data		
lsu_hwrite	out	Write transfer		
Slave signals				
lsu_hrdata[63:0]	in	Read data		
lsu_hready	in	Transfer finished		
lsu_hresp	in	Slave transfer response		
System Bus (Debug) Master AHB-Lite				
Master signals				
sb_haddr[31:0]	out	System address		
sb_hburst[2:0]	out	Burst type (hardwired to 0b000)		
sb_hmastlock	out	Locked transfer (hardwired to 0)		
sb_hprot[3:0]	out	Protection control		
sb_hsize[2:0]	out	Transfer size		
sb_htrans[1:0]	out	Transfer type		
sb_hwdata[63:0]	out	Write data		
sb_hwrite	out	Write transfer		
Slave signals				
sb_hrdata[63:0]	in	Read data		
sb_hready	in	Transfer finished		
sb_hresp	in	Slave transfer response		
DMA Slave AHB-Lite				
Slave signals				
dma_haddr[31:0]	in	System address		
dma_hburst[2:0]	in	Burst type		
dma_hmastlock	in	Locked transfer		
dma_hprot[3:0]	in	Protection control		
dma_hsize[2:0]	in	Transfer size		
dma_htrans[1:0]	in	Transfer type		

Signal	Dir	Description	
dma_hwdata[63:0]	in	Write data	
dma_hwrite	in	Write transfer	
dma_hsel	in	Slave select	
dma_hreadyin	in	Transfer finished in	
Master signals			
dma_hrdata[63:0]	out	Read data	
dma_hreadyout	out	Transfer finished	
dma_hresp	out	Slave transfer response	
Power Management	Unit (F	PMU) Interface (per Thread)	
i_cpu_halt_req[pt.NUM_THREADS-1:0]	in	PMU halt request to thread (async)	
o_cpu_halt_ack[pt.NUM_THREADS-1:0]	out	Thread acknowledgement for PMU halt request	
o_cpu_halt_status[pt.NUM_THREADS-1:0]	out	Thread halted indication	
i_cpu_run_req[pt.NUM_THREADS-1:0]	in	PMU run request to thread (async)	
o_cpu_run_ack[pt.NUM_THREADS-1:0]	out	Thread acknowledgement for PMU run request	
Multi-Processor Controller (MPC) Debug Interface (per Thread)			
mpc_debug_halt_req[pt.NUM_THREADS-1:0]	in	MPC debug halt request to thread (async)	
mpc_debug_halt_ack[pt.NUM_THREADS-1:0]	out	Thread acknowledgement for MPC debug halt request	
mpc_debug_run_req[pt.NUM_THREADS-1:0]	in	MPC debug run request to thread (async)	
mpc_debug_run_ack[pt.NUM_THREADS-1:0]	out	Thread acknowledgement for MPC debug run request	
mpc_reset_run_req[pt.NUM_THREADS-1:0]	in	Thread start state control out of reset	
o_debug_mode_status[pt.NUM_THREADS-1:0]	out	Thread in Debug Mode indication	
debug_brkpt_status[pt.NUM_THREADS-1:0]	out	Thread hardware/software breakpoint indication	
Performance C	ounte	r Activity (per Thread)	
dec_tlu_perfcnt0[pt.NUM_THREADS-1:0] [1:0]	out	Performance counter 0 incrementing (pipeline I1, I0)	
dec_tlu_perfcnt1[pt.NUM_THREADS-1:0] [1:0]	out	Performance counter 1 incrementing (pipeline I1, I0)	
dec_tlu_perfcnt2[pt.NUM_THREADS-1:0] [1:0]	out	Performance counter 2 incrementing (pipeline I1, I0)	
dec_tlu_perfcnt3[pt.NUM_THREADS-1:0] [1:0]	out	Performance counter 3 incrementing (pipeline I1, I0)	
Trace Port ⁴⁴ (per Thread)			
trace_rv_i_insn_ip[pt.NUM_THREADS-1:0] [63:0]	out	Instruction opcode	
trace_rv_i_address_ip[pt.NUM_THREADS-1:0] [63:0]	out	Instruction address	

⁴⁴ The core provides trace information for a maximum of two instructions and one interrupt/exception per thread and per clock cycle. Note that the only information provided for interrupts/exceptions is the cause, the interrupt/exception flag, and the trap value. The core's trace port busses are minimally sized, but wide enough to deliver all trace information the core may produce in one clock cycle. Not provided signals for the upper bits of the interface related to the interrupt slot might have to be tied off in the SoC.

Signal	Dir	Description	
trace_rv_i_exception_ip[pt.NUM_THREADS-1:0] [2:0]	out	Exception	
trace_rv_i_ecause_ip[pt.NUM_THREADS-1:0] [4:0]	out	Exception cause	
trace_rv_i_interrupt_ip[pt.NUM_THREADS-1:0] [2:0]	out	Interrupt exception	
trace_rv_i_tval_ip[pt.NUM_THREADS-1:0] [31:0]	out	Exception trap value	
JTAG Port			
jtag_tck	in	JTAG Test Clock (async)	
jtag_tms	in	JTAG Test Mode Select (async, sync to jtag_tck)	
jtag_tdi	in	JTAG Test Data In (async, sync to jtag_tck)	
jtag_trst_n	in	JTAG Test Reset (async)	
jtag_tdo	out	JTAG Test Data Out (async, sync to jtag_tck)	
jtag_id[31:1]	in	JTAG IDCODE register value (bit 0 tied internally to 1)	
Memory Testing			
scan_mode	in	Enable MBIST for internal memories	
mbist_mode	in	Chip select of all DCCM banks (for debug at SoC level)	

16 SweRV EH2 Core Build Arguments

16.1 Memory Protection Build Arguments

16.1.1 Memory Protection Build Argument Rules

The rules for valid memory protection address (INST/DATA_ACCESS_ADDRx) and mask (INST/DATA_ACCESS_MASKx) build arguments are:

- INST/DATA ACCESS ADDRx must be 64B-aligned (i.e., 6 least significant bits must be '0')
- INST/DATA_ACCESS_MASKx must be an integer multiple of 64B minus 1 (i.e., 6 least significant bits must be '1')
- For INST/DATA_ACCESS_MASKx, all '0' bits (if any) must be left-justified and all '1' bits must be rightjustified
- No bit in INST/DATA_ACCESS_ADDRx may be '1' if the corresponding bit in INST/DATA_ACCESS_MASKx is also '1' (i.e., for each bit position, at most one of the bits in INST/DATA_ACCESS_ADDRx and INST/DATA_ACCESS_MASKx may be '1')

16.1.2 Memory Protection Build Arguments

- Instructions
 - o Instruction Access Window x (x = 0..7)
 - Enable (INST_ACCESS_ENABLEx): 0,1 (0 = window disabled; 1 = window enabled)
 - Base address (INST_ACCESS_ADDRx): 0x0000_0000..0xFFFF_FFC0 (see Section 16.1.1)
 - Mask (INST_ACCESS_MASKx): 0x0000_003F..0xFFFF_FFFF (see Section 16.1.1)
- Data
 - Data Access Window x (x = 0..7)
 - Enable (DATA_ACCESS_ENABLEx): 0,1 (0 = window disabled; 1 = window enabled)
 - Base address (DATA_ACCESS_ADDRx): 0x0000_0000..0xFFFF_FFC0 (see Section 16.1.1)
 - Mask (DATA_ACCESS_MASKx): 0x0000_003F..0xFFFF_FFFF (see Section 16.1.1)

16.2 Core Memory-Related Build Arguments

16.2.1 Core Memories and Memory-Mapped Register Blocks Alignment Rules

Placement of SweRV EH2's core memories and memory-mapped register blocks in the 32-bit address range is very flexible. Each memory or register block may be assigned to any region and within the region's 28-bit address range to any start address on a naturally aligned power-of-two address boundary relative to its own size (i.e., $start_address = n \times size$, whereas n is a positive integer number).

For example, the start address of an 8KB-sized DCCM may be 0x0000_0000, 0x0000_2000, 0x0000_4000, 0x0000_6000, etc. A memory or register block with a non-power-of-two size must be aligned to the next bigger power-of-two size. For example, the starting address of a 48KB-sized DCCM must aligned to a 64KB boundary, i.e., it may be 0x0000_0000, 0x0001_0000, 0x0002_0000, 0x0003_0000, etc.

Also, no two memories or register blocks may overlap each other, and no memory or register block may cross a region boundary.

The start address of the memory or register block is specified with an offset relative to the start address of the region. This offset must follow the rules described above.

16.2.2 Memory-Related Build Arguments

- ICCM
 - Enable (RV_ICCM_ENABLE): 0, 1 (0 = no ICCM; 1 = ICCM enabled)
 - Region (RV_ICCM_REGION): 0..15
 - o Offset (RV_ICCM_OFFSET): (offset in bytes from start of region satisfying rules in Section 16.2.1)
 - o Size (RV_ICCM_SIZE): 4, 8, 16, 32, 64, 128, 256, 512 (in KB)
- DCCM
 - o Region (RV_DCCM_REGION): 0..15

- o Offset (RV_DCCM_OFFSET): (offset in bytes from start of region satisfying rules in Section 16.2.1)
- o Size (RV_DCCM_SIZE): 4, 8, 16, 32, 48, 64, 128, 256, 512 (in KB)

I-Cache

- o Enable (RV_ICACHE_ENABLE): 0, 1 (0 = no I-cache; 1 = I-cache enabled)
- Size (RV_ICACHE_SIZE): 16, 32, 64, 128, 256 (in KB)
- Protection (RV_ICACHE_ECC): 0, 1 (0 = parity; 1 = ECC)

PIC Memory-mapped Control Registers

- Region (RV_PIC_REGION): 0..15
- Offset (RV_PIC_OFFSET): (offset in bytes from start of region satisfying rules in Section 16.2.1)
- o Size (RV_PIC_SIZE): 32, 64, 128, 256 (in KB)

17 SweRV EH2 Compliance Test Suite Failures

17.1 I-MISALIGN LDST-01

Test Location:

https://github.com/riscv/riscv-compliance/blob/master/riscv-test-suite/rv32i/src/I-MISALIGN LDST-01.S

Reason for Failure:

The SweRV EH2 core supports unaligned accesses to memory addresses which are not marked as having side effects (i.e., to idempotent memory). Load and store accesses to non-idempotent memory addresses take misalignment exceptions.

(Note that this is a known issue with the test suite (https://github.com/riscv/riscv-compliance/issues/22) and is expected to eventually be fixed.)

Workaround:

Configure the address range used by this test to "non-idempotent" in the mrac register.

17.2 I-MISALIGN_JMP-01

Test Location:

https://github.com/riscv/riscv-compliance/blob/master/riscv-test-suite/rv32i/src/I-MISALIGN_JMP-01.S

Reason for Failure:

The SweRV EH2 core supports the standard "C" 16-bit compressed instruction extension. Compressed instruction execution cannot be turned off. Therefore, branch and jump instructions to 16-bit aligned memory addresses do not trigger misalignment exceptions.

(Note that this is a known issue with the test suite (https://github.com/riscv/riscv-compliance/issues/16) and is expected to eventually be fixed.)

Workaround:

None.

17.3 I-FENCE.I-01 and fence i

Test Location:

and

https://github.com/riscv/riscv-compliance/blob/master/riscv-test-suite/rv32Zifencei/src/I-FENCE.I-01.S

https://github.com/riscv/riscv-compliance/blob/master/riscv-test-suite/rv32ui/src/fence_i.S

Reason for Failure:

The SweRV EH2 core implements separate instruction and data buses to the system interconnect (i.e., Harvard architecture). The latencies to memory through the system interconnect may be different for the two interfaces and the order is therefore not guaranteed.

Workaround:

Configuring the address range used by this test to "non-idempotent" in the mrac register forces the core to wait for a write response before fetching the updated line. Alternatively, the system interconnect could provide ordering guarantees between requests sent to the instruction fetch and load/store bus interfaces (e.g., matching latencies through the interconnect).

17.4 breakpoint

Test Location:

https://github.com/riscv/riscv-compliance/blob/master/riscv-test-suite/rv32mi/src/breakpoint.S

Reason for Failure:

The SweRV EH2 core disables breakpoints when the mie bit in the standard mstatus register is cleared.

(Note that this behavior is compliant with the RISC-V External Debug Support specification, Version 0.13.2. See Section 5.1, 'Native M-Mode Triggers' in [3] for more details.)

Workaround:

None.

18 SweRV EH2 Errata

18.1 Back-to-back Write Transactions Not Supported on AHB-Lite Bus

Description:

The AHB-Lite bus interface for LSU is not optimized for write performance. Each aligned store is issued to the bus as a single write transaction followed by an idle cycle. Each unaligned store is issued to the bus as multiple back-to-back byte write transactions followed by an idle cycle. These idle cycles limit the achievable bus utilization for writes.

Symptoms:

Potential performance impact for writes with AHB-Lite bus.

Workaround:

None.