#### **NXP Semiconductors**

### **Application Note**

**Document Number: AN5275** 

Rev. 0, 04/2016

# **Using FlexIO for parallel Camera Interface**

Hiroshi Hiraga, Katsuhiro Atsumi, Rastislav Pavlanin

#### 1. Introduction

#### 1.1. Abstract

FlexIO interface is a highly configurable module which provides a wide range of communication protocols. FlexIO provides features as an emulation of serial communication protocols to increase functionality and scalability. The microcontrollers supporting FlexIO include:

- Kinetis L series
  - KL33
  - KL43
  - KL17
  - KL27
  - KL28
- K series
  - K8x

KL28 and K8x additionally support parallel communication, programmable digital logic functions, and a state machine mode. This application note uses an example code on K80 to explain how to configure FlexIO to emulate a parallel camera interface.

#### **Contents**

1.	Intro	oduction	1
	1.1.	Abstract	1
	1.2.	Objective	2
2.	Fund	ctional Description	2
	2.1.	Hardware requirements	
	2.2.	TWR-K80F150M board configuration	2
	2.3.	Software requirements	4
	2.4.	Software configurations	4
	2.5.	System workflow	
	2.6.	FlexIO configurations	6
3.	Con	sidering Low Power Operation	9
	3.1.		
	3.2.	Configuration for low power mode	
4.	Con	clusion	10
5.		erences	
6.		ssary	
7.		ision History	



#### NOTE

The parallel mode is not available on FlexIO module V1.0 (e.g., KL43Z256 MCU). It is only available on FlexIO modules V1.1 or higher (e.g., K80FN256 MCU). The FlexIO module version is defined in the FLEXIOx\_VERID register using the MAJOR and MINOR fields.

#### 1.2. Objective

This application note describes:

- FlexIO camera interface;
- how FlexIO emulates a parallel camera interface to capture 30 fps QVGA image from camera module;
- how to configure the FlexIO with Kinetis SDK V1.3;
- how to configure the lower power operation, as FlexIO is designed to keep alive in low power mode as energy-saving peripheral.

# 2. Functional Description

#### 2.1. Hardware requirements

FlexIO camera demo requires the following hardware environments:

- TWR-K80F150M
- TWR-LCD
- TWR-PROTO built with OV7670

#### 2.2. TWR-K80F150M board configuration

*Figure 1* uses TWR-K80F150M as a demo example and *Table 1* describes the pin configuration. TWR-K80F150M jumper option is set by default.




Figure 1. TWR-K80F150M connection diagram

Table 1. TWR-K80F150M pin configuration

		MCU pin	MCU function	Elevator	CAMERA OV7670	Comments
		PTD8	FXIO0_D24	A7	D0	PULL-UP -> R189
		PTD9	FXIO0_D25	A8	D1	PULL-UP -> R190
		PTD10	FXIO0_D26	C38	D2	R295 populated, R114 removed
ation		PTD11	FXIO0_D27	C37	D3	R299 populated, R49 removed
figura	FlexIO data pins	PTD12	FXIO0_D28	D40	D4	R113 populated, R52 removed
HW configuration		PTD13	FXIO0_D29	D39	D5	R112 populated, R56 removed
¥ O H		PTD14	FXIO0_D30	D38	D6	R111 populated, R81 removed
FlexIO		PTD15	FXIO0_D31	D37	D7	R110 populated, R101 removed
	FlexIO timer 0 trigger	PTA12	FXIO_D18	B62	HREF	
	FlexIO timer 0					
	input pin	PTB1	FXIO0_D1	A37	PCLK	
	I2C2 HW	PTA10	SDA	C8	SIOD	
	configuration	PTA11	SCL	C7	SIOC	
	GPIO HW configuration	PTA13	FXIO_D19	B61	VSYNC	
	CLKOUT HW					R187 removed, R143
	configuration	PTC3	CLKOUT	A64	XCLK	populated

Table 1. TWR-K80F150M pin configuration

		MCU pin	MCU function	Elevator	CAMERA OV7670	Comments
		PTB17	FB_AD16	B67		
		PTB18	FB_AD15	B66		
		PTC0	FB_AD14	A66		
		PTC1	FB_AD13	A67		
		PTC2	FB_AD12	A68		
_ ا		PTC4	FB_AD11	A69		
configuration	FlexBUS	PTC5	FB_AD10	A70		
rat	data/address	PTC6	FB_AD9	A71		
ng		PTC7	FB_AD8	A72		R30 removed
nfi	pins	PTC8	FB_AD7	A73		
ဝ		PTC9	FB_AD6	A74		
¥		PTC10	FB_AD5	A75		R203 removed
		PTD2	FB_AD4	A76		
FlexBUS		PTD3	FB_AD3	A77		
Ä		PTD4	FB_AD2	A78		
<u>e</u>		PTD5	FB_AD1	A79		
	FlexBUS R/W pin	PTD6	FB_AD0	A80		
	FlexBUS ALE					
	pin	PTC11	FB_RW	B71		R195 removed
	FlexBUS chip					
	select pin	PTD0	FB_ALE	B63		
	FlexBUS R/W pin	PTD1	FB_CS0	B64		

#### 2.3. Software requirements

• Kinetis SDK v1.3.0

Project folder provided in zip: app\_ an\_k80\_flexio\_camera

This demo's project folder,  $app\_an\_k80\_flexio\_camera$ , requires to be copied and placed in C:\Freescale\KSDK\_1.3.0\user\_projects. (\*)

(To download the KSDK Project Generator tool, please visit <a href="www.nxp.com/ksdk">www.nxp.com/ksdk</a>.)

### 2.4. Software configurations

*Table 2* shows the software configurations of the FlexIO camera demo.

Table 2. System configuration

		•
	MCGCLKOUT	150MHz in HS run mode (120MHz in normal run mode for ability to
		STOP mode entering)
	CORE/SYSTEM	150MHz (120MHz when STOP mode selected)
Clocks	Peripheral Bus	75MHz (60MHz when STOP mode selected)
CIOCKS	FlexBus	50MHz (40MHz when STOP mode selected)
	FlexIO	150MHz (120MHz when STOP mode selected)
	CLKOUT	12MHz
	(for CLKIN on Camera module)	
	Camera module	OV7670
	Interface	8bit CMOS parallel I/F
Camera	Frame size	320 x 240 QVGA
	Color mode	16bits RGB565
	Control I/F	I2C 100kbps

<sup>\*:</sup> The folder is defined and generated by KSDK Project Generator tool.

Table 2. System configuration

	VSYNC	33 ms (30 fps)	
	Mode	Parallel receive mode	
	Timer	1 timer	
FlexIO	Shifter	8 shifters concatenated	
	Number of used pins	10 pins	
		(8 data + 1 HREF + 1 PCLK)	
	Ch 16 (not used in stop mode)	Transfer from SRAM camera buffer to FlexBus(LCD 16bit width).	
		2 Byte transfer	
		Minor loop = 16	
		Major loop = 4800	
		2byte x 16 x 4800 = 150kB	
eDMA	Ch 17	Transfer from FlexIO shift buffers to SRAM camera buffer.	
EDIVIA		Minor loop = 32Byte burst transfer	
		Major loop = 4800	
		32Byte x 4800 = 150kB	
	Ch 2	Restore initial address of LCD at VSYNC edge.	
	Ch 3	To restore eDMA ch17 iteration count (CITER) to synchronize with frame	
		at VSYNC edge.	

# 2.5. System workflow




Figure 2. System workflow




Figure 3. CMOS camera signal waveform

Figure 3 shows the system workflow and signal wave form of the FlexIO camera demo. The window size and position for LCD display is configured with FlexBus at VSYNC edge. To make sure that a frame is synchronized, eDMA Ch2 and Ch3 channels restore a loop counter of iteration count (CITER) and DMA source and destination address for camera buffer to initial address at VSYNC edge. This restoring source and destination address for buffer is necessary just in case that asynchronous interrupt occurs.

FlexIO is configured as a receiving mode and parallel shift mode for 8-bit CMOS sensor camera I/F.

Arrays of 32-bit shifters in FlexIO are concatenated one after the other for buffering samples of captured image. It can configure up to 32-byte buffer for receiving. *Figure 4* shows the details of shift register configuration. During HREF signal high, FlexIO shifters shift data in on pixel clock edge. DMA request generates when 32-byte pixel data buffered in shifters has been loaded into shift buffers (SHIFTBUF register is full). eDMA transfers the pixel data from SHIFTBUF into a camera frame buffer in SRAM. The other channel of eDMA transfers the data in the camera buffer to LCD controller using FlexBus interface to display on TFT LCD.

#### 2.6. FlexIO configurations

### 2.6.1. FlexIO pin configuration

*Table 1* shows the FlexIO data pins used in this demo. GPIO pins are multifunctional and multiplexed. The pins need to be configured where external pins are used as FlexIO.

Kinetis SDK provides API programing interface to configure signal multiplexing. Also, clock gate to those PORT pins and FlexIO module need to be enabled and called in hardware\_init() function.

```
//hardware_init.c
/* enable clock for PORTs */
  CLOCK_SYS_EnablePortClock(PORTA_IDX); //used as FlexIO
```

```
CLOCK SYS EnablePortClock(PORTB IDX); //used as FlexIO
  CLOCK SYS EnablePortClock(PORTC IDX);
  CLOCK SYS EnablePortClock(PORTD IDX); //used as FlexIO
  CLOCK SYS EnablePortClock(PORTE IDX);
/* Enable clock gate to FlexIO module*/
  CLOCK_HAL_SetFlexioSrc(SIM, 0, kClockFlexioSrcPllFllSelDiv);
  CLOCK_HAL_SetPllfllSel(SIM, kClockPllFllSelPll);
  CLOCK_HAL_SetPllFllDiv(SIM, 0, 0);
  SIM HAL EnableClock(SIM, kSimClockGateFlexio0);
//hardware init.c
void configure app flexio pins (void)
  // Configure FlexIO pins
  PORT HAL SetMuxMode (PORTB, 1u, kPortMuxAlt7); ///< FXIO D1 -> OV7670 PCLK
  PORT HAL SetMuxMode (PORTA, 12u, kPortMuxAlt5); ///< FXIO D18 -> OV7670 HREF
  PORT HAL SetMuxMode (PORTD, 8u, kPortMuxAlt7); ///< FXIO D24 -> OV7670 D0
  PORT HAL SetMuxMode (PORTD, 9u, kPortMuxAlt7); ///< FXIO D25 -> OV7670 D1
  PORT_HAL_SetMuxMode(PORTD, 10u, kPortMuxAlt7); ///< FXIO_D26 -> OV7670_D2
  PORT_HAL_SetMuxMode(PORTD,11u,kPortMuxAlt7); ///< FXIO_D27 -> OV7670_D3
  PORT_HAL_SetMuxMode(PORTD,12u,kPortMuxAlt7); ///< FXIO_D28 -> OV7670_D4
  PORT_HAL_SetMuxMode(PORTD,13u,kPortMuxAlt7); ///< FXIO_D29 -> OV7670_D5
  PORT HAL SetMuxMode (PORTD, 14u, kPortMuxAlt7); ///< FXIO D30 -> OV7670 D6
  PORT HAL SetMuxMode (PORTD, 15u, kPortMuxAlt7); ///< FXIO D31 -> OV7670 D7
```

#### 2.6.2. FlexIO shifter configuration




Figure 4. FlexIO shifter configuration

FlexIO has a capability to output and input data in serial or parallel. When the parallel receive mode is configured, only Shifter 3 and 7 can support parallel capturing from FlexIO pins. *Figure 3* shows the FlexIO shifter configuration. FlexIO has 8 shifters with 32-bit length. The Shifter can be concatenated each other to buffer a large size of data up to 32 byte. The shifter status flag (SHIFTSTAT[SSF]) is set when the shift buffer (SHIFTBUFn) has been loaded with data from Shifter according to Shifter Mode (SHIFTCTL[SMOD]). SSF can generate DMA request. In this demo, only the last shifter status flag (Shifter 0) initiates DMA transfer. FlexIO Timer is configured as 16-bit timer with FXIO\_D1 as clock input, and it is enabled on rising edge on HREF (FXIO\_D18) and disabled on falling edge on HREF. The timer decrements on both edges of the pixel clock.

This example uses 8 chained Shifters for buffering (32 byte = 32bits x 8) to capture 16 pixels of image data (RGB565: 2byte per one pixel), so that 32 shifts are required to shift in to the full of the shifters. The timer compare value (TIMCMP0[15:0]) is then set to (the number of bits)  $x \cdot 2 \cdot 1 = 32 \cdot x \cdot 2 \cdot 1 = 63$ . When the timer value reaches zero, the pixel data in the shifter is loaded in SHIFTBUF and the SSF flag is set.

#### 2.6.2.1. Initializing FlexIO module

Kinetis SDK provides API programming interface to initialize FlexIO module and set user configuration as an application need. To initialize FlexIO module, FLEXIO\_DRV\_Init() function is called and the user configuration structure is shown as below.

```
//main.c FlexIO driver init function
FLEXIO_DRV_Init(0,&flexioModuleConfig);

//main. cFlexIO user confing.
static flexio_user_config_t flexioModuleConfig = FLEXIO_MODULE_CONFIG;

//main.h
#define FLEXIO_MODULE_CONFIG
{
    .useInt = true,
    .onDozeEnable = false,
    .onDebugEnable = false,
    .fastAccessEnable = true
}
```

### 2.6.3. FlexIO shifter, timer and DMA configuration

Kinetis SDK provides FlexIO camera driver library that configures the FlexIO working as a camera parallel interface, the indicated eDMA channel moving data from FlexIO interface to user defined memory. With this function, an image of camera sensor can be mapped into user-defined memory. Then the user can read the mapped memory any time during the application.

Functions and FlexIO camera handler structure are shown as below.

```
static flexio camera edma handler t flexio camera handler = FLEXIO CAMERA HANDLER;
//main.h
#define FLEXIO CAMERA HANDLER
    .flexioCameraHwConfig =
      .flexioBase = FLEXIOO,
      .datPinStartIdx = 24,
      .pclkPinIdx = 1,
      .hrefPinIdx = 18,
      .shifterStartIdx = 0,
      .shifterCount = 8,
      .timerIdx = 0,
    },
    .rxEdmaChnState =
    {
      .channel = kEDMAChannel17,
      .callback = NULL,
      .parameter = NULL,
      .status = kEDMAChnNormal,
    .userEdmaChn = kEDMAChannel16,
    .userBufAddr = (uint32 t) &u16CameraFrameBuffer,
    .userBufLenByte = sizeof(u16CameraFrameBuffer),
```

# 3. Considering Low Power Operation

### 3.1. Energy saving smart peripheral

For the low power application, FlexIO is designed to be able to be active as energy-saving peripheral. As eDMA supports asynchronous operation that can run in the low power mode as well, FlexIO can continue capturing image data from camera module during the low power mode. The clock source should remain active in such low power mode and is selected. When DMA request happens during low power mode, the system initiates the Normal Exit to transfer data but the core is in the Sleep mode. Once DMA transfer has completed, the power mode will automatically go back to the original low power state including non-CPU bus masters and slaves to enter the Stop mode. PSTOP1 mode can be used and achieved lower power consumption for capturing camera image. As STOP/VLPS takes recovery time to wake up, it may require lower pixel clock rate to capture image data in time.

Note that FlexBus interface is not available in low power mode for displaying image on LCD. Hence when the STOP mode is selected (pressing the SW1 button on TWR-K80 board the first time after power up in example), the last camera picture is pushed to be displayed on LCD by software in SW1 button interrupt service routine (no DMA CH16 used in this case).

#### 3.2. Configuration for low power mode

*Table 3* shows how the low power mode is configured in this demo.

In this demo, the default mode is Normal Run.

For the low power operation mode, DEMO\_OPERATION\_MODE needs to define STOP\_DMA\_OPERATION\_MODE.

NXP Semiconductors

#### Glossary

#### Table 3. Lower power mode configuration

FlexIO clock source	MCGPLLCLK	
MCG_C5[PLLSTEN]	MCGPLLCLK is enabled in Normal Stop mode	
Low power mode	PSTOP1	

# 4. Conclusion

This FlexIO camera demo is built based on Kinetis SDK v1.3.0 for NXP Kinetis K8x MCU families. This demo uses FlexIO emulate 8-bit CMOS camera interface.

#### 5. References

- K80 Sub-Family Reference Manual (document K80P121M150SF5RM)
- *K80 Sub-Family Datasheet* (document K80P121M150SF5)
- K80 MCU Tower System Module (document TWR-K80F150M)
- Graphical LCD Tower System Module (document TWR-LCD)
- OmniVision VGA CMOS Camera Module (document OV7670)
- Software Development Kit for Kinetis MCU (document Kinetis SDK v1.3)

## 6. Glossary

•	API	Application Programming Interface
•	SDK	Software Development Kit
•	DMA	Direct Memory Access
•	eDMA	Enhanced Direct Memory Access
•	GPIO	General Purpose Input and Output
•	HREF	Horizontal Reference Signal
•	PSTOP	Partial-STOP mode
•	RGB	Read Green Blue
•	SHIFTBUF	Shift buffers
•	Shifter	Shift registers
•	VSYNC	Vertical Synchronized Signal
•	VLPS	Very-Low-Power-Stop

# 7. Revision History

Table 4. Revision history

Revision number	Date	Substantive changes	
0	04/2016	Initial release	



How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, and the Energy Efficient Solutions logo, are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners

© 2016 NXP B.V.

Document Number: AN5275 Rev. 0 04/2016

