
### ECE 411 Fall 2015

#### Lecture 1



**Course Introduction** 



### What you can expect to get out of this class

- to understand fundamental concepts in computer architecture and how they impact application performance and energy efficiency.
- to become confident in programming for performance, scalability, and efficiency
- to be able to understand and evaluate architectural descriptions of even today's most complex processors.
- to gain experience designing a working CPU completely from scratch.
- to learn experimental techniques used to evaluate advanced architectural ideas.



### A major shift of paradigm

- In the 20<sup>th</sup> Century, we were able to understand, design, and manufacture what we can *measure* 
  - Physical instruments and computing systems allowed us to see farther, capture more, communicate better, understand natural processes, control artificial processes...
- In the 21<sup>st</sup> Century, we are able to understand, design, create what we can *compute* 
  - Computational models are allowing us to see even farther, going back and forth in time, relate better, test hypothesis that cannot be verified any other way, create safe artificial processes



### Computing Drives Innovations in 21st Century

#### 20<sup>th</sup> Century

- Small mask patterns and short light waves
- Electronic microscope and Crystallography with computational image processing
- Anatomic imaging with computational image processing
- Teleconference
- Computer Controlled Engines

#### 21st Century

- Computational optical proximity correction
- Computational microscope with initial conditions from Crystallography
- Metabolic imaging sees disease before visible anatomic change
- Tele-emersion
- Self-driving cars



#### Which is faster?

```
for (i=0; i<N; i=i+1)
  for (j=0; j<N; j=j+1) {
    r = 0;
    for (k=0; k<N; k=k+1)
        r = r + y[i][k] * z[k][j];
    x[i][j] = r;
    }</pre>
```

```
for (jj=0; jj<N; jj=jj+B)
for (kk=0; kk<N; kk=kk+B)
for (i=0; i<N; i=i+1) {
  for (j=jj; j<min(jj+B-1,N); j=j+1)
      r = 0;
  for (k=kk; k<min(kk+B-1,N); k=k+1)
      r = r + y[i][k] * z[k][j];
      x[i][j] = x[i][j] + r;
  }</pre>
```

#### Significantly Faster!

#### Which is faster?



load R1, addr1 load R1, addr1 add R0, R2 -> R3 add R0, R2 -> R3 add R0, R6 -> R7 subtract R4, R3 -> R5 store R1, addr2 subtract R4, R3 -> R5 store R7, addr3 store R7, addr3

Twice as fast on some machines and same on others

### Which is faster?


loop1: add ... loop1: add ... load ... load ... add ... add ... bne R1, loop1 bne R1, loop1 nop loop2: add ... nop load ... bne R2, loop2 loop2: add ... load ... bne R2, loop2

**Identical performance on several machines** 



### Processor Design is Hard/Interesting!


Microprocessor Transistor Counts 1971-2011 & Moore's Law



Modern processors have more than a billion transistors!



### Processor Design is Hard/Interesting!





### Processor Design is Hard/Interesting!



FDIV Pentium bug cost 500 million dollars!



Very recently, power density of a processor higher than a nuclear reactor!



### Today

- Course information & structure
- What is this course about?
- What you can expect to learn?
- Data Path Design for an LC3b Processor

#### **Contact Information**



Instructor: Wen-mei Hwu

215 CSL

Email: w-hwu@illinois.edu (start subject line with [ECE411])

Office Hours: 3:30PM-4:30PM, Tuesdays

TA's:

Jones, Russell <u>rjones27@illinois.edu</u>

Lu, Dao <u>daolu1@illinois.edu</u>

Yan, Yan <u>yanyan3@illinois.edu</u>

Zhuge, Chuanhao <u>zhuge2@illinois.edu</u>

Office Hours: posted on course web site:

http://courses.ece.uiuc.edu/ece411

### **Course Materials**



Primary Textbook:

#### <u>Computer Organization and Design: The Hardware/Software</u> <u>Interface</u>

- Lectures will not always follow the book directly
- Supplementary Materials:
  - Selected notes from Prof. Hwu
  - Computer Architecture books on reserve at Grainger



### Web Site / Discussion Group/ Staff Contact

- Web site (http://courses.ece.illinois.edu/ece411)
  - Lecture notes, handouts, labs etc
  - Announcements
- Piazza (piazza.com/illinois/fall2015/ece411: also, link from the website)
  - Posting clarification questions
  - General forum to communicate with students, TAs, instructor about aspects of the course.
  - Must join by the end of the day

### Workload and Assignments



- 4 Machine Problems
  - MP0, MP1, and MP2 done individually
  - MP 3 done in teams of 3 (design project 3 checkpoints)
  - 45% of final grade (5%, 5%, 10%, 25%)
- 2 Tests + Final
  - 55% of final grade (14%, 14%, 25%)
- Subjective: 2% (class participation, etc.)
- Study Problems
  - Ungraded, learning tool for you

## Grading



- "Curved" but
  - In principle, everybody can make an "A+"
  - Low grades are evaluated on an individual basis, but be vigilant about where you stand early on
- There will be some opportunities for extra credit primarily through MP3 and design competition
- Design Competition



### **Academic Integrity**

- You are encouraged to discuss assignments with anyone you feel may be able to help you (except during exams)
- Everything you turn in must be your work or that of your team
- Encouraged collaboration:
  - Verbal discussion of problems/solutions
  - Diagrams, notes, other communication aids
- Unacceptable
  - Copying/exchanging of program/SystemVerilog code or text by any means
  - Giving/receiving help on exams, or using any notes/aid beyond those explicitly permitted


### Course overview & Syllabus



Online...




### The Von-Neumann Model





## **Computer Organization**



### **Computer Organization**

- Executes <u>instructions</u>, which are represented as bit patterns with specific fields interpreted differently
- Contains a <u>register file</u>, which holds data that will be referenced by instructions
- Has a <u>program counter</u> that holds the address of the instruction being executed
- Can access memory
  - Use <u>address</u> to select the location we want to access
  - Random-access: time to access a piece of data is independent of which address the data is stored in

#### IO

- keyboard, mouse, display, network
- Long-term data storage: hard disk, CD-ROM, SSD, etc. 8/24/2015

### **Levels of Transformation**




# Levels of transformation: from problem spec to results



```
High Level Language
                                   temp = v[k];
   Program
                                   v[k] = v[k+1];
                                   v[k+1] = temp;
            Compiler
                                   lw $15, 0($2)
                                   Iw $16, 4($2)
Assembly Language
                                   sw $16, 0($2)
   Program
                                   sw $15, 4($2)
            Assembler
                                   100011000110001000000000000000000
Machine Language
                                   100011001111001000000000000000100
   Program
                                   101011001111001000000000000000000
                                   10101100011000100000000000000100
            Machine Interpretation
Control Signal Spec
                               ALUOP[0:3] <= InstReg[9:11] & MASK
```

### The Instruction Execution Cycle






### LC-3b Instruction Set Encodings

- Instructions represented as 16-bit words
- Opcode always high four bits of the word
  - This is one case where the LC-3b is much more simplistic than commercial ISAs, which generally have several different opcode formats for different types of instructions
- Small number of instruction formats
  - Format = mapping of bits in the instruction to operands/outputs/etc.
  - Commercial ISAs often have many more formats




### LC-3b Instruction Encoding Examples


ADD, AND (without Immediate)



ADD, AND (with Immediate), NOT



### Basic Computer Organization – more details



### Datapath: ALUs Plus Registers




MAR

PC

IR

Register File



**MDR** 

### Register Transfer Level Notation for Fetch




- One line per clock cycle
- Tells you how data moves between registers
- Can have multiple operations in parallel

#### RTL for the instruction fetch:


```
MAR <- PC; PC <- PC + 2;
MDR <- MEM[MAR];
IR <- MDR;
```

### Fetching Instructions




### Fetching Instructions





### Fetching Instructions









### LC-3b Instruction Encoding Examples

ADD, AND (without Immediate)



ADD, AND (with Immediate), NOT





### RTL For ADD/AND Instructions without Immediate

```
MAR <- PC; PC <- PC + 2;

MDR <- MEM[MAR];


IR <- MDR;

R[DR] <- R[SR1] OP R[SR2]; genCC;
```






R[DR] <- R[SR1] OP R[SR2]; genCC



### Example 2




LD, LDI, LDB



LDB R4, R2, #-5; R4 <- mem[R2-5]

BR



#### RTL For LD, ST




```
LD ST
```

```
MAR <- PC; PC <- PC + 2; MAR <- PC; PC <- PC + 2; MDR <- MEM[MAR]; MDR <- MEM[MAR]; IR <- MDR; IR <- MDR; MAR <- R[IR[8:6]] + ADJ6(IR[5:0]); MAR <- R[IR[8:6]] + ADJ6(IR[5:0]); MDR <- R[IR[11:9]; MDR <- R[IR[11:9]; MEM[MAR] <- MDR; MEM[MAR] <- MDR;
```



### Refined Data Path for Memory: LD



#### RTL For BR



```
MAR <- PC; PC <- PC + 2;

MDR <- MEM[MAR];


IR <- MDR;

If ((n AND N) OR (z AND Z) OR (p AND P))

PC <- PC + ADJ9(IR[8:0]);
```



#### Refined Data Path for Control: BR



### MP0

- A tutorial
- Assignment available at ECE411 website
- Need to use EW Lab, 57 Grainger and 2022 ECEB
- Start working on MP0 today!