



ECE 411
Fall 2015

Lecture 1




Course Introduction




What you can expect to get out of this class

- to understand fundamental concepts in computer architecture and how they impact application performance and energy efficiency.
- to become confident in programming for performance, scalability, and efficiency
- to be able to understand and evaluate architectural descriptions of even today's most complex processors.
- to gain experience designing a working CPU completely from scratch.
- to learn experimental techniques used to evaluate advanced architectural ideas.



A major shift of paradigm

- In the 20th Century, we were able to understand, design, and manufacture what we can *measure*
 - Physical instruments and computing systems allowed us to see farther, capture more, communicate better, understand natural processes, control artificial processes...
- In the 21st Century, we are able to understand, design, create what we can *compute*
 - Computational models are allowing us to see even farther, going back and forth in time, relate better, test hypothesis that cannot be verified any other way, create safe artificial processes




Computing Drives Innovations in 21st Century

20th Century

- Small mask patterns and short light waves
- Electronic microscope and Crystallography with computational image processing
- Anatomic imaging with computational image processing
- Teleconference
- Computer Controlled Engines

21st Century

- Computational optical proximity correction
- Computational microscope with initial conditions from Crystallography
- Metabolic imaging sees disease before visible anatomic change
- Tele-emersion
- Self-driving cars




Which is faster?

```
for (i=0; i<N; i=i+1)
  for (j=0; j<N; j=j+1) {
    r = 0;
    for (k=0; k<N; k=k+1)
      r = r + y[i][k] * z[k][j];
    x[i][j] = r;
  }
```

```
for (jj=0; jj<N; jj=jj+B)
  for (kk=0; kk<N; kk=kk+B)
    for (i=0; i<N; i=i+1) {
      for (j=jj; j<min(jj+B-1,N); j=j+1)
        r = 0;
      for (k=kk; k<min(kk+B-1,N); k=k+1)
        r = r + y[i][k] * z[k][j];
      x[i][j] = x[i][j] + r;
    }
```

Significantly Faster!


Which is faster?



load R1, addr1	→	load R1, addr1
store R1, addr2	→	add R0, R2 -> R3
add R0, R2 -> R3	→	add R0, R6 -> R7
subtract R4, R3 -> R5	→	store R1, addr2
add R0, R6 -> R7	→	subtract R4, R3 -> R5
store R7, addr3	→	store R7, addr3

**Twice as fast on some
machines and same on others**

Which is faster?




```
loop1:      add ...
            load ...
            add ...
            bne R1, loop1
```

```
loop2:      add ...
            load ...
            bne R2, loop2
```

```
loop1:      add ...
            load ...
            add ...
            bne R1, loop1
            nop
            nop
```


```
loop2:      add ...
            load ...
            bne R2, loop2
```

Identical performance on several machines





Processor Design is Hard/Interesting!

Microprocessor Transistor Counts 1971-2011 & Moore's Law



Modern processors have more than a billion transistors!

Processor Design is Hard/Interesting!






Processor Design is Hard/Interesting!



FDIV Pentium bug cost 500 million dollars!




Very recently, power density of a processor higher than a nuclear reactor!



Today

- Course information & structure
 - What is this course about?
 - What you can expect to learn?
-
- Data Path Design for an LC3b Processor

Contact Information




- Instructor: Wen-mei Hwu
215 CSL
Email: w-hwu@illinois.edu (start subject line with [ECE411])
Office Hours: 3:30PM-4:30PM, Tuesdays
- TA's:

Jones, Russell	rjones27@illinois.edu
Lu, Dao	daolu1@illinois.edu
Yan, Yan	yanyan3@illinois.edu
Zhuge, Chuanhao	zhuge2@illinois.edu

Office Hours: posted on course web site:
<http://courses.ece.uiuc.edu/ece411>

8/24/2015

Course Materials




- Primary Textbook:

Computer Organization and Design: The Hardware/Software Interface

- Lectures will not always follow the book directly

- Supplementary Materials:


- Selected notes from Prof. Hwu
- Computer Architecture books on reserve at Grainger



Web Site / Discussion Group/ Staff Contact


- Web site (<http://courses.ece.illinois.edu/ece411>)
 - Lecture notes, handouts, labs etc
 - Announcements
- Piazza (piazza.com/illinois/fall2015/ece411: also, link from the website)
 - Posting clarification questions
 - General forum to communicate with students, TAs, instructor about aspects of the course.
 - Must join by the end of the day

Workload and Assignments




- 4 Machine Problems
 - MP0, MP1, and MP2 done individually
 - MP 3 done in teams of 3 (design project – 3 checkpoints)
 - 45% of final grade (5%, 5%, 10%, 25%)
- 2 Tests + Final
 - 55% of final grade (14%, 14%, 25%)
- Subjective: 2% (class participation, etc.)
- Study Problems
 - Ungraded, learning tool for you

Grading



- “Curved” but
 - In principle, everybody can make an “A+”
 - Low grades are evaluated on an individual basis, but be vigilant about where you stand early on
- There will be some opportunities for extra credit primarily through MP3 and design competition
- Design Competition



Academic Integrity


- You are encouraged to discuss assignments with anyone you feel may be able to help you (except during exams)
- Everything you turn in must be your work or that of your team
- Encouraged collaboration:
 - Verbal discussion of problems/solutions
 - Diagrams, notes, other communication aids
- Unacceptable
 - Copying/exchanging of program/SystemVerilog code or text by any means
 - Giving/receiving help on exams, or using any notes/aid beyond those explicitly permitted




Course overview & Syllabus


- Online...

The Von-Neumann Model






Computer Organization




Computer Organization



- Executes instructions, which are represented as bit patterns with specific fields interpreted differently
- Contains a register file, which holds data that will be referenced by instructions
- Has a program counter that holds the address of the instruction being executed
- Can access memory
 - Use address to select the location we want to access
 - Random-access: time to access a piece of data is independent of which address the data is stored in
- IO
 - keyboard, mouse, display, network
 - Long-term data storage: hard disk, CD-ROM, SSD, etc.



8/24/2015

Levels of Transformation






Task or Application
Algorithm
High-level Language Program
Machine Language (ISA)
Microarchitecture
Logic
Circuits
Devices

Levels of transformation: from problem spec to results




The Instruction Execution Cycle






LC-3b Instruction Set Encodings

- Instructions represented as 16-bit words
- Opcode always high four bits of the word
 - This is one case where the LC-3b is much more simplistic than commercial ISAs, which generally have several different opcode formats for different types of instructions
- Small number of instruction formats
 - Format = mapping of bits in the instruction to operands/outputs/etc.
 - Commercial ISAs often have many more formats




LC-3b Instruction Encoding Examples



- ADD, AND (without Immediate)





- ADD, AND (with Immediate), NOT



Basic Computer Organization – more details



Datapath: ALUs Plus Registers



8/24/2015





Register Transfer Level Notation for Fetch

- One line per clock cycle
- Tells you how data moves between registers
- Can have multiple operations in parallel

RTL for the instruction fetch:



```
MAR <- PC; PC <- PC + 2;  
MDR <- MEM[MAR];  
IR <- MDR;
```

Fetching Instructions




8/24/2015


Fetching Instructions



Fetching Instructions




8/24/2015




LC-3b Instruction Encoding Examples

- ADD, AND (without Immediate)



- ADD, AND (with Immediate), NOT





RTL For ADD/AND Instructions without Immediate


MAR \leftarrow PC; PC \leftarrow PC + 2;

MDR \leftarrow MEM[MAR];

IR \leftarrow MDR;


R[DR] \leftarrow R[SR1] OP R[SR2]; genCC;

Arithmetic Instructions: AND, ADD, NOT




8/24/2015

Example 2




■ LD, LDI, LDB




LDB R4, R2, #-5; R4 <- mem[R2-5]

■ BR



RTL For LD, ST




LD

```
MAR <- PC; PC <- PC + 2;  
MDR <- MEM[MAR];  
IR <- MDR;  
MAR <- R[IR[8:6]] + ADJ6(IR[5:0]);  
MDR <- MEM[MAR];  
R[IR[11:9]] <- MDR; genCC;
```

ST

```
MAR <- PC; PC <- PC + 2;  
MDR <- MEM[MAR];  
IR <- MDR;  
MAR <- R[IR[8:6]] + ADJ6(IR[5:0]);  
MDR <- R[IR[11:9]];  
MEM[MAR] <- MDR;
```


Refined Data Path for Memory: LD



```

MAR <- R[IR[8:6]] + ADJ6(IR[5:0]);
MDR <- MEM[MAR];
R[11:9] <- MDR; genCC;
    
```

RTL For BR



```
MAR <- PC; PC <- PC + 2;
```


```
MDR <- MEM[MAR];
```

```
IR <- MDR;
```


```
If ((n AND N) OR (z AND Z) OR (p AND P))
```

```
    PC <- PC + ADJ9(IR[8:0]);
```

Refined Data Path for Control: BR



8/24/2015



MP0

- A tutorial
- Assignment available at ECE411 website
- Need to use EW Lab, **57 Grainger and 2022 ECEB**
- Start working on MP0 today!