CS:APP2e Web Aside ARCH:HCL: HCL Descriptions of Y86 Processors*

Randal E. Bryant David R. O'Hallaron

August 25, 2009

Notice

The material in this document is supplementary material to the book Computer Systems, A Programmer's Persepctive, Second Edition, by Randal E. Bryant and David R. O'Hallaron, published by Prentice-Hall and copyrighted 2010. In this document, all references beginning with "CS:APP2e" are to this book. More information about the book is available at www.csapp.cs.cmu.edu.

This document is being made available to the public, subject to copyright provisions. You are free to copy and distribute it, but you should not use any of this material without attribution.


This document describes the Hardware Control Language, HCL, devised to provide a simple, yet systematic way to describe the control logic for Y86 processors. It also includes copies of the HCL descriptions of Y86 processors SEQ and PIPE. Electronic versions of these HCL files are available at www.csapp.cs.cmu.edu.

1 HCL Reference Manual

HCL has some of the features of a hardware description language (HDL), allowing users to describe Boolean functions and word-level selection operations. On the other hand, it lacks many features found in true HDLs, such as ways to declare registers and other storage elements; looping and conditional constructs; module definition and instantiation capabilities; and bit extraction and insertion operations.

In its implementation, HCL is really just a language for generating a very stylized form of C code. All of the block definitions in an HCL file get converted to C functions by a program HCL2C These functions are then compiled and linked with library code implementing the other simulator functions to generate an executable simulation program, as diagrammed below:

^{*}Copyright © 2010, R. E. Bryant, D. R. O'Hallaron. All rights reserved.



This diagram shows the files used to generate the text version of the pipeline simulator.

It would be possible to describe the behavior of the control logic directly in C, rather than writing HCL and translating this to C. The advantage of the HCL route is that we more clearly separate the functionality of the hardware from the inner workings of the simulator.

HCL supports just two data types: bool (for "Boolean") signals are either 0 or 1, while int (for "integer") signals are equivalent to int values in C. Data type int is used for all types of multi-bit signals, such as words, register IDs, and instruction codes. When converted to C, both data types are represented as int data, but a value of type bool will only equal 0 or 1.

1.1 Signal Declarations

Expressions in HCL can reference named *signals* of type integer or Boolean. The signal names must start with a letter (a–z or A–Z), followed by any number of letters, digits, or underscores (_). Signal names are case sensitive. The Boolean and integer signal names used in HCL Boolean and integer expressions are really just aliases for C expressions. The declaration of a signal also defines the associated C expression. A signal declaration has one of the following forms:

where C-expr can be an arbitrary C expression, except that it cannot contain a single quote (') or a newline character (\n). When generating C code, HCL2C will replace any signal name with the corresponding C expression.

1.2 Quoted Text

Quoted text provides a mechanism to pass text directly through HCL2C into the generated C file. This can be used to insert variable declarations, include statements, and other things generally found in C files. The general form is:

where string can be any string that does not contain single quotes (') or newline characters (\n).

Syntax	Meaning
0	Logic value 0
1	Logic value 1
name	Named Boolean signal
int - $expr$ in $\{int$ - $expr_1$, int - $expr_2$,, int - $expr_k\}$	Set membership test
int - $expr_1 == int$ - $expr_2$	Equality test
int - $expr_1 != int$ - $expr_2$	Not equal test
int - $expr_1 < int$ - $expr_2$	Less than test
int - $expr_1 \le int$ - $expr_2$	Less than or equal test
int - $expr_1 > int$ - $expr_2$	Greater than test
int - $expr_1 >= int$ - $expr_2$	Greater than or equal test
! bool-expr	Not
$bool\text{-}expr_1$ && $bool\text{-}expr_2$	And
$bool$ - $expr_1 \mid \mid bool$ - $expr_2$	OR

Figure 1: **HCL Boolean expressions.** These expressions evaluate to 0 or 1. The operations are listed in descending order of precedence, where those within each group have equal precedence.

1.3 Expressions and Blocks

There are two types of expressions: Boolean and integer, which we refer to in our syntax descriptions as *bool-expr* and *int-expr*, respectively. Figure 1 lists the different types of Boolean expressions. They are listed in descending order of precedence, with the operations within each group (groups are separated by horizontal lines) having equal precedence. Parentheses can be used to override the normal operator precedence.

At the top level are the constant values 0 and 1 and named Boolean signals. Next in precedence are expressions that have integer arguments but yield Boolean results. The set membership test compares the value of the first integer expression int-expr to the values of each of the integer expressions comprising the set $\{int$ - $expr_1, \dots int$ - $expr_k\}$, yielding 1 if any matching value is found. The relational operators compare two integer expressions, generating 1 when the relation holds and 0 when it does not.

The remaining expressions in Figure 1 consist of formulas using Boolean connectives (! for NOT, && for AND. and | | for OR).

There are just three types of integer expressions: numbers, named integer signals, and case expressions. Numbers are written in decimal notation and can be negative. Named integer signals use the naming rules described earlier. Case expressions have the following general form:

The expression contains a series of cases, where each case i consists of a Boolean expression $bool-expr_i$, indicating whether this case should be selected, and an integer expression $int-expr_i$, indicating the value resulting for this case. In evaluating a case expression, the Boolean expressions are conceptually evaluated in sequence. When one of them yields 1, the value of the corresponding integer expression is returned as the case expression value. If no Boolean expression evaluates to 1, then the value of the case expression is 0. One good programming practice is to have the last Boolean expression be 1, guaranteeing at least one matching case.


HCL expressions are used to define the behavior of a block of combinational logic. A block definition has one of the following forms:

```
bool name = bool-expr;
int name = int-expr;
```

where the first form defines a Boolean block, while the second defines a word-level block. For a block declared with *name* as its name, HCL2C generates a function gen_*name*. This function has no arguments, and it returns a result of type int.

1.4 HCL Example

The following example shows a complete HCL file. The C code generated by processing it with HCL2C is completely self-contained. It can be compiled and run using command line arguments for the input signals. More typically, HCL files define just the control part of a simulation model. The generated C code is then compiled and linked with other code to form the executable simulator. We show this example just to give a concrete example of HCL. The circuit is based on the MUX4 circuit shown in CS:APP2e Figure 4.14 and reproduced here:



```
1 ## Simple example of an HCL file.
2 ## This file can be converted to C using hcl2c, and then compiled.
3
4 ## In this example, we will generate the MUX4 circuit shown in
5 ## Section 4.2.4. It consists of a control block that generates
6 ## bit-level signals s1 and s0 from the input signal code,
7 ## and then uses these signals to control a 4-way multiplexor
8 ## with data inputs A, B, C, and D.
9
10 ## This code is embedded in a C program that reads
```

```
11 ## the values of code, A, B, C, and D from the command line
12 ## and then prints the circuit output
14 ## Information that is inserted verbatim into the C file
15 quote '#include <stdio.h>'
16 quote '#include <stdlib.h>'
17 quote 'int code_val, s0_val, s1_val;'
18 quote 'char **data_names;'
19
20 ## Declarations of signals used in the HCL description and
21 ## the corresponding C expressions.
22 boolsig s0 's0_val'
23 boolsig s1 's1_val'
24 intsig code 'code val'
25 intsig A 'atoi(data names[0])'
26 intsig B 'atoi(data_names[1])'
27 intsig C 'atoi(data_names[2])'
28 intsig D 'atoi(data_names[3])'
30 ## HCL descriptions of the logic blocks
31 bool s1 = code in \{ 2, 3 \};
33 bool s0 = code in \{ 1, 3 \};
34
35 int Out4 = [
          !s1 && !s0 : A; # 00
37
          !s1 : B; # 01
          !s0
38
                     : C; # 10
          1
                     : D; # 11
40 ];
42 ## More information inserted verbatim into the C code to
43 ## compute the values and print the output
44 quote 'int main(int argc, char *argv[]) {'
45 quote ' data_names = argv+2;'
46 quote ' code_val = atoi(argv[1]);'
47 quote ' s1_val = gen_s1();'
48 quote ' s0_val = gen_s0();'
49 quote ' printf("Out = %d\n", gen_Out4());'
50 quote ' return 0;'
51 quote '}'
```

This file defines Boolean signals s0 and s1 and integer signal code to be aliases for references to global variables s0_val, s1_val, and code_val. It declares integer signals A, B, C, and D, where the corresponding C expressions apply the standard library function atoi to strings passed as command line arguments.

The definition of the block named s1 generates the following C code:

```
int gen_s1()
```

```
{
    return ((code_val) == 2 || (code_val) == 3);
}
```

As can be seen here, set membership testing is implemented as a series of comparisons, and that every reference to signal code is replaced by the C expression code_val.

Note that there is no direct relation between the signal s1 declared on line 23 of the HCL file, and the block named s1 declared on line 31. One is an alias for a C expression, while the other generates a function named gen_s1.

The quoted text at the end generates the following main function:

```
int main(int argc, char *argv[]) {
  data_names = argv+2;
  code_val = atoi(argv[1]);
  s1_val = gen_s1();
  s0_val = gen_s0();
  printf("Out = %d\n", gen_Out4());
  return 0;
}
```

The main function calls the functions gen_s1, gen_s0, and gen_Out4 that were generated from the block definitions. We can also see how the C code must define the sequencing of block evaluations and the setting of the values used in the C expressions representing the different signal values.

2 SEQ

```
2 # HCL Description of Control for Single Cycle Y86 Processor SEQ
   Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010
C Include's. Don't alter these
10 quote '#include <stdio.h>'
11 quote '#include "isa.h"'
12 quote '#include "sim.h"'
13 quote 'int sim_main(int argc, char *argv[]);'
14 quote 'int gen_pc(){return 0;}'
15 quote 'int main(int argc, char *argv[])'
16 quote ' {plusmode=0;return sim_main(argc,argv);}'
17
Declarations. Do not change/remove/delete any of these
```

```
22 ##### Symbolic representation of Y86 Instruction Codes ##############
              'I_NOP'
23 intsig INOP
24 intsig IHALT
               'I_HALT'
25 intsig IRRMOVL 'I_RRMOVL'
26 intsig IIRMOVL 'I_IRMOVL'
27 intsig IRMMOVL 'I RMMOVL'
28 intsig IMRMOVL 'I_MRMOVL'
29 intsig IOPL 'I ALU'
30 intsig IJXX 'I_JMP'
31 intsig ICALL 'I_CALL'
32 intsig IRET
               'I_RET'
33 intsig IPUSHL
               'I PUSHL'
34 intsig IPOPL 'I POPL'
36 ##### Symbolic represenations of Y86 function codes
                                                            #####
37 intsig FNONE 'F_NONE' # Default function code
39 ##### Symbolic representation of Y86 Registers referenced explicitly #####
40 intsig RESP 'REG_ESP' # Stack Pointer
41 intsig RNONE
               'REG_NONE'
                             # Special value indicating "no register"
43 ##### ALU Functions referenced explicitly
                                                            #####
44 intsig ALUADD 'A_ADD' # ALU should add its arguments
46 ##### Possible instruction status values
                                                            #####
47 intsig SAOK 'STAT_AOK'
                                    # Normal execution
48 intsig SADR
               'STAT ADR'
                           # Invalid memory address
               'STAT_INS'
                            # Invalid instruction
49 intsig SINS
50 intsig SHLT
               'STAT HLT'
                            # Halt instruction encountered
51
54 ##### Fetch stage inputs
                                    #####
55 intsig pc 'pc'
                                   # Program counter
56 ##### Fetch stage computations
                                   #####
57 intsig imem_icode 'imem_icode'
                                   # icode field from instruction memory
58 intsig imem_ifun 'imem_ifun'
                                  # ifun field from instruction memory
59 intsig icode 'icode'
                                  # Instruction control code
                                  # Instruction function
60 intsig ifun
                'ifun'
                                  # rA field from instruction
61 intsig rA
                 'ra'
                                  # rB field from instruction
62 intsig rB
                 'rb'
63 intsig valC
                'valc'
                                  # Constant from instruction
64 intsig valP
                'valp'
                                  # Address of following instruction
68 ##### Decode stage computations
69 intsig valA
            'vala'
                                    # Value from register A port
```

```
70 intsig valB 'valb'
                                   # Value from register B port
                                   #####
72 ##### Execute stage computations
73 intsig valE 'vale'
                                    # Value computed by ALU
                'cond'
74 boolsig Cnd
                                   # Branch test
75
76 ##### Memory stage computations
                                   #####
 77 intsig valM
                                   # Value read from memory
             'valm'
78 boolsig dmem_error 'dmem_error'
                                  # Error signal from data memory
79
 80
 Control Signal Definitions.
 85 ############ Fetch Stage
                             87 # Determine instruction code
 88 int icode = [
        imem_error: INOP;
                            # Default: get from instruction memory
90
        1: imem_icode;
91 ];
 93 # Determine instruction function
94 int ifun = [
         imem error: FNONE;
         1: imem ifun;  # Default: get from instruction memory
97 ];
98
99 bool instr_valid = icode in
       { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
               IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
101
102
103 # Does fetched instruction require a regid byte?
104 bool need_regids =
        icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
                    IIRMOVL, IRMMOVL, IMRMOVL };
106
107
108 # Does fetched instruction require a constant word?
109 bool need_valC =
         icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL };
110
111
114 ## What register should be used as the A source?
115 int srcA = [
         icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
         icode in { IPOPL, IRET } : RESP;
         1 : RNONE; # Don't need register
118
119 ];
```

```
120
121 ## What register should be used as the B source?
122 int srcB = [
           icode in { IOPL, IRMMOVL, IMRMOVL } : rB;
           icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
124
          1 : RNONE; # Don't need register
126 ];
127
128 ## What register should be used as the E destination?
129 int dstE = [
           icode in { IRRMOVL } && Cnd : rB;
130
           icode in { IIRMOVL, IOPL} : rB;
          icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
          1 : RNONE; # Don't write any register
133
134 ];
136 ## What register should be used as the M destination?
137 int dstM = [
          icode in { IMRMOVL, IPOPL } : rA;
           1 : RNONE; # Don't write any register
139
140 ];
141
144 ## Select input A to ALU
145 int aluA = [
          icode in { IRRMOVL, IOPL } : valA;
147
          icode in { IIRMOVL, IRMMOVL, IMRMOVL } : valC;
          icode in { ICALL, IPUSHL } : -4;
          icode in { IRET, IPOPL } : 4;
149
           # Other instructions don't need ALU
150
151 ];
152
153 ## Select input B to ALU
154 int aluB = [
          icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
                        IPUSHL, IRET, IPOPL } : valB;
156
          icode in { IRRMOVL, IIRMOVL } : 0;
           # Other instructions don't need ALU
158
159 ];
160
161 ## Set the ALU function
162 int alufun = [
          icode == IOPL : ifun;
          1 : ALUADD;
164
165 ];
166
167 ## Should the condition codes be updated?
168 bool set_cc = icode in { IOPL };
169
```

```
170 ############ Memory Stage
                                172 ## Set read control signal
173 bool mem_read = icode in { IMRMOVL, IPOPL, IRET };
175 ## Set write control signal
176 bool mem_write = icode in { IRMMOVL, IPUSHL, ICALL };
178 ## Select memory address
179 int mem addr = [
          icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
          icode in { IPOPL, IRET } : valA;
         # Other instructions don't need address
183 ];
184
185 ## Select memory input data
186 int mem_data = [
          # Value from register
187
          icode in { IRMMOVL, IPUSHL } : valA;
          # Return PC
189
         icode == ICALL : valP;
190
191
          # Default: Don't write anything
192 ];
193
194 ## Determine instruction status
195 int Stat = [
          imem_error | dmem_error : SADR;
197
          !instr_valid: SINS;
          icode == IHALT : SHLT;
          1 : SAOK;
199
200 ];
201
204 ## What address should instruction be fetched at
205
206 int new_pc = [
         # Call. Use instruction constant
208
          icode == ICALL : valC;
          # Taken branch. Use instruction constant
209
          icode == IJXX && Cnd : valC;
210
          # Completion of RET instruction. Use value from stack
211
          icode == IRET : valM;
212
213
          # Default: Use incremented PC
          1 : valP;
214
215 ];
```

3 PIPE

```
2 # HCL Description of Control for Pipelined Y86 Processor #
    Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010
7 # C Include's. Don't alter these
10 quote '#include <stdio.h>'
11 quote '#include "isa.h"'
12 quote '#include "pipeline.h"'
13 quote '#include "stages.h"'
14 quote '#include "sim.h"'
15 quote 'int sim_main(int argc, char *argv[]);'
16 quote 'int main(int argc, char *argv[]){return sim_main(argc,argv);}'
19 # Declarations. Do not change/remove/delete any of these #
22 ##### Symbolic representation of Y86 Instruction Codes ##############
23 intsig INOP 'I_NOP'
24 intsig IHALT
            'I_HALT'
25 intsig IRRMOVL 'I_RRMOVL'
26 intsig IIRMOVL 'I_IRMOVL'
27 intsig IRMMOVL 'I_RMMOVL'
28 intsig IMRMOVL 'I_MRMOVL'
29 intsig IOPL 'I_ALU'
           'I_JMP'
30 intsig IJXX
31 intsig ICALL
            'I_CALL'
32 intsig IRET
           'I RET'
33 intsig IPUSHL 'I PUSHL'
            'I POPL'
34 intsig IPOPL
36 ##### Symbolic represenations of Y86 function codes
                                             #####
37 intsig FNONE 'F_NONE' # Default function code
39 ##### Symbolic representation of Y86 Registers referenced
                                            #####
40 intsig RESP 'REG_ESP'
                          # Stack Pointer
41 intsig RNONE
            'REG_NONE'
                           # Special value indicating "no register"
44 intsig ALUADD 'A_ADD'
                          # ALU should add its arguments
                                             #####
46 ##### Possible instruction status values
47 intsig SBUB 'STAT_BUB' # Bubble in stage
```

```
48 intsig SAOK
               'STAT_AOK'
                            # Normal execution
49 intsig SADR
               'STAT_ADR'
                            # Invalid memory address
50 intsig SINS
                'STAT INS'
                            # Invalid instruction
51 intsig SHLT
                'STAT_HLT'
                            # Halt instruction encountered
52
53 ##### Signals that can be referenced by control logic ################
57 intsig F predPC 'pc curr->pc'
                                 # Predicted value of PC
58
60
61 intsig imem icode 'imem icode'
                                 # icode field from instruction memory
62 intsig imem ifun 'imem ifun'
                                 # ifun field from instruction memory
63 intsig f_icode 'if_id_next->icode' # (Possibly modified) instruction code
64 intsig f_ifun 'if_id_next->ifun'
                                # Fetched instruction function
65 intsig f_valC 'if_id_next->valc'
                                # Constant data of fetched instruction
66 intsig f_valP 'if_id_next->valp'
                                # Address of following instruction
67 boolsig imem_error 'imem_error'
                                # Error signal from instruction memory
                                # Is fetched instruction valid?
68 boolsig instr_valid 'instr_valid'
71 intsig D_icode 'if_id_curr->icode' # Instruction code
72 intsig D_rA 'if_id_curr->ra'
                                # rA field from instruction
73 intsig D_rB 'if_id_curr->rb'
                                # rB field from instruction
74 intsig D valP 'if id curr->valp' # Incremented PC
75
77
78 intsig d srcA
               'id ex next->srca' # srcA from decoded instruction
79 intsig d_srcB 'id_ex_next->srcb' # srcB from decoded instruction
80 intsig d rvalA 'd regvala'
                                # valA read from register file
81 intsig d_rvalB 'd_regvalb'
                                 # valB read from register file
84 intsig E_icode 'id_ex_curr->icode' # Instruction code
85 intsig E_ifun 'id_ex_curr->ifun'
                                 # Instruction function
86 intsig E_valC 'id_ex_curr->valc'  # Constant data
87 intsig E_srcA 'id_ex_curr->srca'  # Source A register ID
88 intsig E_valA 'id_ex_curr->vala'  # Source A value

89 intsig E_srcB 'id_ex_curr->srcb'  # Source B register ID

90 intsig E_valB 'id_ex_curr->valb'  # Source B value
91 intsig E dstE 'id ex curr->deste'  # Destination E register ID
92 intsig E_dstM 'id_ex_curr->destm'  # Destination M register ID
95 intsig e valE 'ex mem next->vale' # valE generated by ALU
96 boolsig e_Cnd 'ex_mem_next->takebranch' # Does condition hold?
97 intsig e_dstE 'ex_mem_next->deste' # dstE (possibly modified to be RNONE)
```

```
98
99 ##### Pipeline Register M
                                       #############################
100 intsig M_stat 'ex_mem_curr->status'
                                   # Instruction status
101 intsig M_icode 'ex_mem_curr->icode'
                                    # Instruction code
102 intsig M_ifun 'ex_mem_curr->ifun'
                                   # Instruction function
103 intsig M_valA 'ex_mem_curr->vala'
                                   # Source A value
                                   # Destination E register ID
104 intsig M_dstE 'ex_mem_curr->deste'
105 intsig M valE 'ex mem curr->vale'
                                    # ALU E value
                                   # Destination M register ID
106 intsig M_dstM 'ex_mem_curr->destm'
107 boolsig M Cnd 'ex mem curr->takebranch' # Condition flag
108 boolsig dmem_error 'dmem_error'
                                    # Error signal from instruction memory
111 intsig m valM 'mem wb next->valm'
                                  # valM generated by memory
112 intsig m_stat 'mem_wb_next->status'
                                    # stat (possibly modified to be SADR)
113
115 intsig W_stat 'mem_wb_curr->status'
                                   # Instruction status
116 intsig W_icode 'mem_wb_curr->icode'
                                    # Instruction code
117 intsig W_dstE 'mem_wb_curr->deste'
                                   # Destination E register ID
118 intsig W_valE 'mem_wb_curr->vale'
                                   # ALU E value
119 intsig W_dstM 'mem_wb_curr->destm'
                                   # Destination M register ID
120 intsig W_valM 'mem_wb_curr->valm'
                                   # Memory M value
121
Control Signal Definitions.
126 ############ Fetch Stage
                              127
128 ## What address should instruction be fetched at
129 int f_pc = [
         # Mispredicted branch. Fetch at incremented PC
         M icode == IJXX && !M Cnd : M valA;
131
         # Completion of RET instruction.
132
         W_icode == IRET : W_valM;
133
         # Default: Use predicted value of PC
134
         1 : F_predPC;
135
136 ];
137
138 ## Determine icode of fetched instruction
139 int f_icode = [
        imem error : INOP;
140
         1: imem icode;
141
142 ];
144 # Determine ifun
145 int f ifun = [
         imem error : FNONE;
146
         1: imem ifun;
147
```

```
148 ];
149
150
151 # Is instruction valid?
152 bool instr_valid = f_icode in
           { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
             IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
154
155
156 # Determine status code for fetched instruction
157 int f stat = [
           imem_error: SADR;
158
159
           !instr_valid : SINS;
          f_icode == IHALT : SHLT;
160
           1 : SAOK;
161
162 ];
164 # Does fetched instruction require a regid byte?
165 bool need_regids =
           f_icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
167
                        IIRMOVL, IRMMOVL, IMRMOVL };
169 # Does fetched instruction require a constant word?
170 bool need_valC =
           f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL };
171
172
173 # Predict next value of PC
174 int f_predPC = [
175
           f_icode in { IJXX, ICALL } : f_valC;
           1 : f valP;
176
177 ];
178
180
181
182 ## What register should be used as the A source?
183 int d_srcA = [
           D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D_rA;
184
           D_icode in { IPOPL, IRET } : RESP;
185
           1 : RNONE; # Don't need register
186
187 ];
188
189 ## What register should be used as the B source?
190 int d srcB = [
           D icode in { IOPL, IRMMOVL, IMRMOVL } : D rB;
           D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
192
           1 : RNONE; # Don't need register
193
194 ];
195
196 ## What register should be used as the E destination?
197 int d dstE = [
```

```
D_icode in { IRRMOVL, IIRMOVL, IOPL} : D_rB;
198
           D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
199
           1 : RNONE; # Don't write any register
200
201 ];
202
203 ## What register should be used as the M destination?
204 int d_dstM = [
           D icode in { IMRMOVL, IPOPL } : D rA;
           1 : RNONE; # Don't write any register
206
207 ];
208
209 ## What should be the A value?
210 ## Forward into decode stage for valA
211 int d valA = [
           D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
212
           d_srcA == e_dstE : e_valE;
                                        # Forward valE from execute
213
           d_srcA == M_dstM : m_valM;
214
                                      # Forward valM from memory
           d_srcA == M_dstE : M_valE;
                                      # Forward valE from memory
215
           d_srcA == W_dstM : W_valM;
                                        # Forward valM from write back
216
           d_srcA == W_dstE : W_valE;
                                        # Forward valE from write back
217
218
           1 : d_rvalA; # Use value read from register file
219 ];
220
221 int d_valB = [
222
           d_srcB == e_dstE : e_valE;
                                        # Forward valE from execute
           d srcB == M dstM : m valM;
                                        # Forward valM from memory
223
           d srcB == M dstE : M valE;
                                        # Forward valE from memory
225
           d_srcB == W_dstM : W_valM;
                                         # Forward valM from write back
           d srcB == W dstE : W valE;
                                         # Forward valE from write back
           1 : d_rvalB; # Use value read from register file
227
228 ];
229
231
232 ## Select input A to ALU
233 int aluA = [
           E_icode in { IRRMOVL, IOPL } : E_valA;
234
           E_icode in { IIRMOVL, IRMMOVL, IMRMOVL } : E_valC;
235
           E_icode in { ICALL, IPUSHL } : -4;
236
           E_icode in { IRET, IPOPL } : 4;
           # Other instructions don't need ALU
238
239 ];
240
241 ## Select input B to ALU
242 int aluB = [
           E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
243
                        IPUSHL, IRET, IPOPL } : E_valB;
244
           E icode in { IRRMOVL, IIRMOVL } : 0;
245
           # Other instructions don't need ALU
246
247 ];
```

```
248
249 ## Set the ALU function
250 int alufun = [
           E_icode == IOPL : E_ifun;
           1 : ALUADD;
252
253 ];
254
255 ## Should the condition codes be updated?
256 bool set_cc = E_icode == IOPL &&
           # State changes only during normal operation
258
           !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS, SHLT };
260 ## Generate valA in execute stage
261 int e valA = E valA;  # Pass valA through stage
263 ## Set dstE to RNONE in event of not-taken conditional move
264 int e_dstE = [
           E_icode == IRRMOVL && !e_Cnd : RNONE;
           1 : E_dstE;
266
267 ];
271 ## Select memory address
272 int mem_addr = [
           M_icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : M_valE;
           M_icode in { IPOPL, IRET } : M_valA;
275
           # Other instructions don't need address
276 ];
277
278 ## Set read control signal
279 bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET };
281 ## Set write control signal
282 bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
284 #/* $begin pipe-m_stat-hcl */
285 ## Update the status
286 int m_stat = [
          dmem_error : SADR;
287
           1 : M_stat;
288
289 ];
290 #/* $end pipe-m_stat-hcl */
292 ## Set E port register ID
293 int w_dstE = W_dstE;
295 ## Set E port value
296 int w_valE = W_valE;
297
```

```
298 ## Set M port register ID
299 int w_dstM = W_dstM;
300
301 ## Set M port value
302 int w_valM = W_valM;
304 ## Update processor status
305 int Stat = [
           W stat == SBUB : SAOK;
306
307
           1 : W stat;
308];
312 # Should I stall or inject a bubble into Pipeline Register F?
313 # At most one of these can be true.
314 bool F_bubble = 0;
315 bool F_stall =
           # Conditions for a load/use hazard
316
           E_icode in { IMRMOVL, IPOPL } &&
317
318
           E_dstM in { d_srcA, d_srcB } | |
319
           # Stalling at fetch while ret passes through pipeline
           IRET in { D_icode, E_icode, M_icode };
320
321
322 # Should I stall or inject a bubble into Pipeline Register D?
323 # At most one of these can be true.
324 bool D stall =
325
           # Conditions for a load/use hazard
           E icode in { IMRMOVL, IPOPL } &&
326
            E_dstM in { d_srcA, d_srcB };
327
328
329 bool D bubble =
330
           # Mispredicted branch
           (E_icode == IJXX && !e_Cnd) |
331
           # Stalling at fetch while ret passes through pipeline
332
           # but not condition for a load/use hazard
333
           !(E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }) &&
334
             IRET in { D_icode, E_icode, M_icode };
335
336
337 # Should I stall or inject a bubble into Pipeline Register E?
338 # At most one of these can be true.
339 bool E_stall = 0;
340 bool E bubble =
341
           # Mispredicted branch
342
           (E_icode == IJXX && !e_Cnd) |
           # Conditions for a load/use hazard
343
           E_icode in { IMRMOVL, IPOPL } &&
344
           E dstM in { d srcA, d srcB};
345
347 # Should I stall or inject a bubble into Pipeline Register M?
```

```
348 # At most one of these can be true.
349 bool M_stall = 0;
350 # Start injecting bubbles as soon as exception passes through memory stage
351 bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in { SADR, SINS, SHLT };
352
353 # Should I stall or inject a bubble into Pipeline Register W?
354 bool W_stall = W_stat in { SADR, SINS, SHLT };
355 bool W_bubble = 0;
```