
# Authors: Max Finch, Tiger Slowinski Team Members: Max Finch, Tiger Slowinski ECE:3360 Embedded Systems Post-Lab Report 2




## 1. Introduction

The goal of this lab was to create a microcontroller based countdown timer that is able to countdown between 1 and 25 seconds. The timer utilizes two cascading 8 bit shift registers, two seven segment displays, and two pushbuttons. Operating the first pushbutton with a short press and release increments the displayed digit by one, and operating the same pushbutton with a long press and

release resets the display to zero. Operating the second pushbutton will countdown from the number displayed at a rate of 1 digit per second.

### 2. Schematic




## 3. Discussion


The majority of the hardware work for this circuit was centered around the pushbuttons and seven segment displays. The pushbuttons are set to be actively high (5V), with a pullup resistor ensuring that the pin going to the microcontroller is only ever at one of two possible states. A 100pF capacitor is connected across the terminals of the pushbutton, which works as a filter for "noise", in this case bounces from having a hardware pushbutton. A discharge resistor is not necessary here, as with such a small capacitance the rate of discharge is sufficient enough so that the switch is properly debounced, but the response of the button is not sluggish.

The software required first identifying the various states the timer could be in, as well as identifying the conditions necessary for a state change to occur. These states are summarized in the figure below.

State	Description	Conditions for next state	
Initial	Displays "00", awaits user input.	Interaction with pushbutton.	
Displaying static digits "00" to "24"	Digits do not change unless one of the pushbuttons is interacted with.	Increment by one digit:  - Pushbutton A is pressed and released within one second. If the number post increment is <25, the timer is still in this state. If the number post increment is 25, the state is now "displaying 25".  Resetting timer:	
		- Pushbutton A is pressed and held for more than 1 second. Upon release, it goes to initial state.	
		Countdown:  - Pushbutton B is pressed and released. Enters countdown state.	
Displaying "25"	Display can no longer be incremented any further. Awaits input from the user.	Same as above, except "Increment by one digit" is no longer possible.	
Countdown	Counts down from the number originally shown at a rate of one per second until "00" is	No state change is possible at this time, aside from the display changing due to	

displayed. "" is displayed, and flashes on and off in succession four times.	countdown. Pushbuttons will be unresponsive until flashing is complete and the timer goes to initial state.
--	---






<sup>1</sup> Figure 1: Top image (Increment action as state diagram)

Figure 2: Bottom image (Logic for displaying numbers)

Figure 3: Timing diagram
Figure 4: Register Purposes



Register	Purpose
R16	Holds value intended to be loaded to the left display.
R19	Holds the value intended to be loaded to the right display.
R18	Determines whether the value of R16 or R19 is loaded into R13. This can be seen in <i>display</i> .
R17	Value that pushes all <u>8 bits</u> of R13 value into SER of the shift register.
R13	Contains the value that <i>display</i> loads into SER of the shift register.
R20	Holds the decimal value equivalent to the number represented by both displays.

R22	Counts the amount of 10ms sampled collected by r-calling <i>delay_long</i> . (Ex: R22 = 20 means 2 seconds have been recorded)
R24	Holds the number four and decrements so that <i>flash</i> runs 4 times. It is reset when it re-enters <i>main</i> .

# 4. Conclusion

This lab provided experience working with I/O registers and problem solving how to output lots of data using shift registers when it is not practical or not possible to directly output all of that data from the ports of the microcontroller. The lab also provided experience with planning and implementing both software and hardware components in incremental steps. "Software design" practices specific to assembly were learned as well, as operations basic to higher level languages (if statements, loops, function calls) must be implemented creatively and efficiently on a case by case basis. Overall, the lab provided a helpful framework for problem solving at the intersection of software and hardware, and with a variety of components.

# 5. Appendix A: Source Code

### File 1 (main.asm):

```
switch_left: ;Left digit
                                                                ;If 0 make 1
                                                                cpi R16, 0x3F
    ......
                                                                breq become_left_1
    ; Assembly Language file (1/2) for Lab 2 in ECE:3360
                                                        55
    ; Spring 2023, The University of Iowa
                                                                ;If 1 make 2
    ; Created: 2/4/2023 10:56:48 AM
                                                                cpi R16, 0x06
                                                                breq become_left_2
    ; Author : Max Finch, Tiger Slowinski
                                                        58
    .....
7
8
                                                            become_left_1:
                                                                ldi R16, 0x06
                                                        61
    ; put code here to configure I/O lines ; as output \&
9
                                                                rimp main
10
    .include "m328Pdef.inc"
                                                            become_left_2:
11
    .cseg
                                                                ldi R16, 0x5B
    .org 0
12
                                                        65
                                                                rjmp main
13
                                                        66
                                                        67
    ; Configure I/O lines.
15
                                                        68
                     ; PB0 is now output (SER)
          DDRB,0
16
    sbi
                                                        69
                                                                ldi R20, 0
          DDRB,1
                     ; PB1 is now output (SRCLK)
17
                                                        70
                                                                cpi R24, 0
18
    sbi
          DDRB,2
                     ; PB2 is now output (RCLK)
                                                        71
                                                                breq main_set
                     ; PB3 is now input (BUTTON)
          DDRB,3
                                                                rcall flashing
                                                        72
          DDRB,4
20
                     ; PB4 is now input (BUTTON)
                                                        73
                                                                dec R24
21
                                                        74
                                                                rjmp flash
    ;R18 trigger bit
                                                        75
    ;R19 left bit
                                                        76
                                                            main_set:
24
    ;R16 right bit
                                                        77
                                                                ldi R16, 0x3F
25
                                                        78
                                                                ldi R19, 0x3F
26
    ;set up limit
                                                        79
                                                                rcall display_nums
    ldi R20, 0x00
                                                        80
                                                                rjmp main
28
                                                        81
29
    ldi R24, 4
    ;set up 00
                                                        83
                                                            switch_number:
    ldi R16, 0x3F; right bit
                                                        84
    ldi R19, 0x3F ; left bit
32
                                                        85
                                                                 ;increment register limit
33
                                                        86
34
                                                        87
    main:
                                                                ;If 0 make 1
                                                        88
36 ldi R24, 4
                                                                cpi R19, 0x3F
    ldi R18, 0
37
                                                        90
                                                                breq become_1
38
    rcall display ; call display subroutine
                                                        91
39
    ldi R18, 1
                                                        92
                                                                ;If 1 make 2
    rcall display
                                                        93
                                                                cpi R19, 0x06
41
                                                                breq become_2
                                                        94
42
    rcall delay_long
                                                        95
                                                        96
                                                                ;If 2 make 3
    sbis PINB,3
                                                                cpi R19, 0x5B
                                                        97
45
    rjmp stay_put
                                                        98
                                                                breq become_3
46
47
    sbis PINB,4
                                                       100
                                                                ;If 3 make 4
    rjmp stay_put_B
                                                                cpi R19, 0x4F
                                                       101
49
                                                                breq become_4
50 rjmp main
```

```
become_6:
                              154
                                        ldi R19, 0x7D
                              155
103
                                        rjmp main
                              156
104
           ;If 4 make 5
                              157
105
           cpi R19, 0x66
                              158
                                   become 7:
           breq become_5
106
                                       ldi R19, 0x07
                              159
107
                                       rjmp main
                              160
           ;If 5 make 6
108
                              161
           cpi R19, 0x6D
109
                                   become_8:
                              162
           breq become_6
110
                              163
                                       ldi R19, 0x7F
111
                              164
                                       rjmp main
           ;If 6 make 7
112
                              165
           cpi R19, 0x7D
113
                                   become_9:
                              166
           breq become_7
114
                                       ldi R19, 0x67
                              167
115
                              168
                                       rjmp main
           ;If 7 make 8
116
                              169
117
           cpi R19, 0x07
                                   stay_put:
                              170
118
           breq become_8
                                       rcall delay long
                                                             ;10ms delay
                              171
119
                                       inc R22
                                                             ;Register for samples
                              172
           ;If 8 make 9
120
                                       cpi R22, 20
                                                             ; If 20 reset
                              173
           cpi R19, 0x7F
121
                                       breg set leds to 0
                                                             ;set leds back to 0
                              174
122
           breq become_9
                                       sbic PINB,3
                                                             ;If button released continue to check if 25
                              175
123
                                       rjmp reset_call_ii25 ; If its released reset the counter and go to is_it_25
           ;If 9 make 0
                              176
124
           cpi R19, 0x67
                              177
                                       rjmp stay_put
                                                             ;If no button released loop stay_put
125
           breq become_0
                              178
126
127
                              179
                                   stay_put_B:
128
                              180
                                       sbis PINB,4
      become_0:
129
                              181
                                       rjmp stay_put_B
130
           ldi R19, 0x3F
                              182
                                       jmp check_25
131
           rjmp switch_lef 183
132
           rjmp main
                                   reset call ii25:
                                                          ;reset the counter and go to is it 25
                              184
133
                              185
                                       ldi R22, 0
                                                          ;reset counter
      become_1:
134
                              186
                                       rjmp is_it_25
           ldi R19, 0x06
135
                              187
136
           rjmp main
                                                          ;check if leds are at 25
                                   is it 25:
                              188
137
                                                          ;if its not 25, go to switch number
                              189
                                       cpi R20, 25
138
      become 2:
                                       brne switch number
                              190
           ldi R19, 0x5B
139
                                       sbis PINB,3
                              191
                                                          ;If button pressed, go to 2 second reset loop
140
           rjmp main
                              192
                                       rjmp reset loop
141
                                       sbic PINB,4
                              193
142
      become_3:
                              194
                                       rjmp is_it_25
                                                          ;If no button pressed, infinitely loop
           ldi R19, 0x4F
143
                              195
                                       rjmp stay_put_B
144
           rjmp main
                              196
145
                                   reset loop:
                              197
146
      become_4:
                                       sbic PINB,3
                                                          ;If button released, go back to is_it_25
                              198
           ldi R19, 0x66
147
                              199
                                       rjmp reset call ii25
148
           rjmp main
                              200
                                       rcall delay_long
                                                          ;10ms delay
149
                                       inc R22
                                                          ;Register for samples
                              201
      become 5:
150
                              202
                                       cpi R22, 20
                                                          ; If 20 reset
           ldi R19, 0x6D
151
                                       breq set_leds_to_0 ;set leds back to 0
                              203
152
           rjmp main
                              204
                                       rimp reset loop
                                                         ;continue to increment counter
```

		255	check_17:		
206	set leds to O.	256	ldi R21,17	305	check_7:
206	set_leds_to_0:	257	cpse R20,R21	306	ldi R21,7
207	ldi R16, 0x3F; right bit	258	rjmp check_16	307	cpse R20,R21
208	ldi R19, 0x3F; left bit	259	jmp _17	308	rjmp check_6
209	ldi R20, 0 ;reset counter	260	check_16:	309	jmp _7
210	ldi R22, 0 ;reset limit	261	ldi R21,16	310	check_6:
211	rcall delay_extra_long_2	262	cpse R20,R21	311	ldi R21,6
212	rjmp main	263	rjmp check_15	312	cpse R20,R21
213		264	jmp _16	313	rjmp check_5
214	1 1 25	265	check_15:	314	jmp 6
215	check_25:	266	ldi R21,15	315	check_5:
216	ldi R21,25	267	cpse R20,R21	316	ldi R21,5
217	cpse R20,R21	268	rjmp check_14	317	cpse R20,R21
218	rjmp check_24	269	jmp _15	318	rjmp check_4
219	jmp _25	270	check_14:	319	jmp _5
220	check_24:	271	ldi R21,14	320	check_4:
221	ldi R21,24	272	cpse R20,R21	321	ldi R21,4
222	cpse R20,R21	273	rjmp check_13	322	cpse R20,R21
223	rjmp check_23	274	jmp _14	323	rjmp check_3
224	jmp _24	275	check 13:	324	jmp _4
225	check_23:	276	ldi R21,13	325	check_3:
226	ldi R21,23	277	cpse R20,R21	326	ldi R21,3
227	cpse R20,R21	278	· · · · · · · · · · · · · · · · · · ·	327	cpse R20,R21
228	rjmp check_22		rjmp check_12	328	rjmp check_2
229	jmp _23	279	jmp _13	329	jmp _3
230	check_22:	280	check_12:	330	check_2:
231	ldi R21,22	281	ldi R21,12	331	ldi R21,2
232	cpse R20,R21	282	cpse R20,R21	332	cpse R20,R21
233	rjmp check_21	283	rjmp check_11	333	rjmp check_1
234	jmp _22	284	jmp _12	334	jmp _2
235	check_21:	285	check_11:	335	check_1:
236	ldi R21,21	286	ldi R21,11	336	ldi R21,1
237	cpse R20,R21	287	cpse R20,R21	337	cpse R20,R21
238	rjmp check_20	288	rjmp check_10	338	jmp flash
239	jmp _21	289	jmp _11	339	jmp _1
240	check_20:	290	check_10:	340	
241	ldi R21,20	291	ldi R21,10	341 342	
242	cpse R20,R21	292	cpse R20,R21	343	display_nums:
243	rjmp check_19	293	rjmp check_9	344	ldi R18,0
244	jmp _20	294	jmp _10	345	rcall display
245	check_19:	295	check_9:	346	ldi R18,1
246	ldi R21,19	296	ldi R21,9	347	rcall display
247	cpse R20,R21	297	cpse R20,R21	348	ret
248	rjmp check_18	298	rjmp check_8	349	
249	jmp _19	299	jmp _9	350	_25:
250	check_18:	300	check_8:	351	ldi R16,0x5B
251	ldi R21,18	301	ldi R21,8	352	ldi R19,0x6D
252	cpse R20,R21	302	cpse R20,R21	353	call display_nums
253	rjmp check_17	303	rjmp check_7	354	rcall delay_extra_long_2
254	jmp _18	304	jmp _8	355	rjmp _24
		204	Jb _0		5 · =

```
356
     _24:
                                                                                   _6:
                                                                            464
          ldi R16,0x5B
                                     410
                                           _15:
357
                                                                            465
                                                                                        ldi R16,0x3F
                                                ldi R16,0x06
          ldi R19,0x66
                                     411
358
                                                                            466
                                                                                        ldi R19,0x7D
                                     412
                                                ldi R19,0x6D
          call display_nums
359
                                                                            467
                                                                                        call display_nums
                                                call display_nums
360
          rcall delay_extra_long_2
                                     413
                                     414
                                                rcall delay_extra_long_2
                                                                            468
                                                                                        rcall delay_extra_long_2
          rjmp _23
361
                                     415
      _23:
                                                rjmp 14
362
                                                                            469
                                                                                        rjmp _5
                                     416
363
          ldi R16,0x5B
                                                                            470
                                                                                   _5:
                                     417
                                                ldi R16,0x06
          ldi R19,0x4F
364
                                                                            471
                                                                                        ldi R16,0x3F
                                     418
                                                ldi R19,0x66
365
          call display_nums
                                                                            472
                                                                                        ldi R19,0x6D
                                                call display_nums
                                     419
366
          rcall delay_extra_long_2
                                                                            473
                                                                                        call display_nums
                                     420
                                                rcall delay_extra_long_2
367
          rjmp _22
                                                                                        rcall delay_extra_long_2
                                     421
                                                rjmp _13
                                                                            474
     _22:
368
                                     422
                                           13:
          ldi R16,0x5B
                                                                            475
                                                                                        rjmp _4
369
                                     423
                                                ldi R16,0x06
          ldi R19,0x5B
370
                                                                            476
                                                                                   _4:
                                     424
                                                ldi R19,0x4F
          call display_nums
371
                                                                            477
                                                                                        ldi R16,0x3F
                                     425
                                                call display nums
372
          rcall delay_extra_long_2
                                                                            478
                                                                                        ldi R19,0x66
                                                rcall delay_extra_long_2
                                     426
          rjmp _21
373
                                                                                        call display nums
                                                                            479
                                     427
374
     _21:
                                     428
                                           _12:
                                                                            480
                                                                                        rcall delay_extra_long_2
375
          ldi R16,0x5B
                                     429
                                                ldi R16,0x06
                                                                            481
                                                                                        rjmp _3
376
          ldi R19,0x06
                                                ldi R19,0x5B
                                     430
          call display_nums
                                                                            482
                                                                                   _3:
377
                                     431
                                                call display_nums
          rcall delay_extra_long_2
378
                                                                            483
                                                                                        ldi R16,0x3F
                                     432
                                                rcall delay_extra_long_2
379
          rjmp _20
                                                                            484
                                                                                        ldi R19,0x4F
                                     433
                                                rjmp _11
     _20:
380
                                                                                        call display_nums
                                                                            485
                                     434
                                           _11:
          ldi R16,0x5B
381
                                                                            486
                                                                                        rcall delay_extra_long_2
                                                ldi R16,0x06
                                     435
          ldi R19,0x3F
382
                                                ldi R19,0x06
                                     436
                                                                            487
                                                                                        rjmp _2
          call display_nums
383
                                                call display_nums
                                     437
                                                                            488
                                                                                   _2:
384
          rcall delay_extra_long_2
                                     438
                                                rcall delay_extra_long_2
                                                                                        ldi R16,0x3F
385
                                                                            489
          rjmp _19
                                     439
                                                rjmp _10
386
      19:
                                                                            490
                                                                                        ldi R19,0x5B
                                     440
                                           _10:
          ldi R16,0x06
                                                                                        call display_nums
387
                                                                            491
                                                ldi R16,0x06
                                     441
388
          ldi R19,0x67
                                                                            492
                                                                                        rcall delay_extra_long_2
                                                ldi R19,0x3F
                                     442
          call display_nums
389
                                     443
                                                call display_nums
                                                                            493
                                                                                        rjmp _1
          rcall delay_extra_long_2
390
                                     111
                                                rcall delay_extra_long_2
                                                                            494
                                                                                   _1:
391
          rjmp _18
                                     445
                                                rjmp 9
                                                                            495
                                                                                        ldi R16,0x3F
     _18:
392
                                           _9:
                                     446
                                                                            496
                                                                                        ldi R19,0x06
393
          ldi R16,0x06
                                     447
                                                ldi R16,0x3F
394
          ldi R19,0x7F
                                                                            497
                                                                                        call display_nums
                                                ldi R19,0x67
                                     448
395
          call display_nums
                                                                            498
                                                                                        rcall delay_extra_long_2
                                     449
                                                call display_nums
396
          rcall delay_extra_long_2
                                     450
                                                rcall delay_extra_long_2
                                                                            499
                                                                                        rjmp _0
397
          rjmp _17
                                     451
                                                rjmp _8
                                                                            500
                                                                                   _0:
     _17:
398
                                           _8:
                                     452
                                                                            501
                                                                                        ldi R16,0x3F
          ldi R16,0x06
399
                                     453
                                                ldi R16,0x3F
                                                                            502
                                                                                        ldi R19,0x3F
400
          ldi R19,0x07
                                     454
                                                ldi R19,0x7F
          call display_nums
                                                                            503
                                                                                        call display_nums
401
                                     455
                                                call display_nums
402
          rcall delay_extra_long_2
                                                                                        rcall delay_extra_long_2
                                                                             504
                                     456
                                                rcall delay_extra_long_2
403
          rjmp _16
                                                                            505
                                                                                        rjmp flash
                                     457
                                                rjmp _7
404
      _16:
                                     458
                                                                            506
          ldi R16,0x06
405
                                     459
                                                ldi R16,0x3F
                                                                            507
          ldi R19,0x7D
406
                                     460
                                                ldi R19,0x07
                                                                             508
          call display_nums
407
                                                call display_nums
                                     461
                                                                            509
                                                                                    .include "AsmFile1.asm"
408
          rcall delay_extra_long_2
                                     462
                                                rcall delay_extra_long_2
          rjmp _15
                                                                            510
                                                                                    .exit
409
                                     463
                                                rimp 6
```

### File 2 (AsmFile1.asm):

```
; Assembly Language file (1/2) for Lab 2 in ECE:3360
    ; Spring 2023, The University of Iowa
    ; Created: 2/4/2023 10:56:48 AM
 5
    ; Author : Max Finch, Tiger Slowinski
6
    7
8
9
    .equ count1 = 60000
                                  ; assign a 16-bit value to symbol "count"
10
    delay extra long:
        ldi r30, low(count)
                              ; r31:r30 <-- load a 16-bit value into counter register for outer loop
11
        ldi r31, high(count);
12
13
    d11:
        ldi r29, 255
                                  ; r29 <-- load a 8-bit value into counter register for inner loop
14
        d22:
15
                                                     ; no operation
16
            nop
                                      ; r29 <-- r29 - 1
17
            dec
                 r29
18
            brne d22
                                                 ; branch to d2 if result is not "0"
                                      ; r31:r30 <-- r31:r30 - 1
19
        sbiw r31:r30, 1
        brne d11
                                                 ; branch to d1 if result is not "0"
20
21
    ret
                                              ; return
22
23
    flashing:
24
        ldi R16,0x00
25
        ldi R19,0x00
26
27
        call display_nums
28
        rcall delay_extra_long
29
30
        ldi R16,0x40
31
        ldi R19,0x40
        call display_nums
32
33
        rcall delay_extra_long
34
35
        ret
36
37
    .equ count = 8502
                                  ; assign a 16-bit value to symbol "count"
38
39
    delay long:
        ldi r30, low(count)
                              ; r31:r30 <-- load a 16-bit value into counter register for outer loop
40
41
        ldi r31, high(count);
42
    d1:
        ldi r29, 31
                                  ; r29 <-- load a 8-bit value into counter register for inner loop
43
44
        d2:
45
            nop
                                                     ; no operation
                                      ; r29 <-- r29 - 1
46
            dec
                 r29
            brne d2
                                                 ; branch to d2 if result is not "0"
47
        sbiw r31:r30, 1
                                      ; r31:r30 <-- r31:r30 - 1
48
                                             ; branch to d1 if result is not "0"
49
        brne d1
50
    ret
                                              ; return
```

```
display: ; backup used registers on stack
 52
 53
          sbrs R18, 0
 54
          mov R13, R19
          sbrc R18, 0
 55
 56
          mov R13, R16
          ;Change all R16 below to R13
 57
 58
 59
          push R13
          push R17
 60
 61
          in R17, SREG
          push R17
 62
          ldi R17, 8 ; loop --> test all 8 bits
 63
 64
          rol R13 ; rotate left trough Carry
 65
 66
          BRCS set_ser_in_1; branch if Carry is set
          ; put code here to set SER to 0
 67
 68
          cbi PORTB,0
 69
          rjmp end
      set_ser_in_1:
 70
 71
          ; put code here to set SER to 1...
 72
          sbi PORTB,0
 73
 74
          ; put code here to generate SRCLK pulse...
 75
          rcall pulse_clock
 76
          dec R17
 77
          brne loop
 78
          ; put code here to generate RCLK pulse
 79
          rcall pulse_latch
 80
          ; restore registers from stack
          pop R17
 81
 82
          out SREG, R17
 83
          pop R17
          pop R13
 84
 85
          ret
 86
 87
      delay_extra_long_2:
 88
 89
          rcall delay_long
          rcall delay_long
 90
 91
          rcall delay_long
          rcall delay_long
 92
          rcall delay_long
 93
          rcall delay_long
 94
 95
          rcall delay_long
                                                       106
                                                              pulse_clock:
          rcall delay_long
 96
                                                       107
                                                                  sbi PORTB,1
 97
          rcall delay_long
                                                       108
                                                                        PORTB,1
                                                                  cbi
 98
          rcall delay_long
                                                       109
                                                              ret
 99
          rcall delay_long
                                                       110
100
          rcall delay_long
                                                              pulse_latch:
                                                       111
101
          rcall delay_long
                                                       112
                                                                  sbi
                                                                        PORTB, 2
102
          rcall delay_long
                                                       113
                                                                  cbi
                                                                        PORTB, 2
          rcall delay_long
103
                                                       114
                                                              ret
104
          ret
```

# 6. Appendix B: References

Atmel Corporation. *AVR Instruction Set Manual - Microchip Technology*. <a href="https://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-0856-AVR-Instruction-Set-Manual.p">https://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-0856-AVR-Instruction-Set-Manual.p</a> df>.

Arduino. Arduino UNO Rev3 with Long

Pins. < https://docs.arduino.cc/retired/boards/arduino-uno-rev3-with-long-pins >

Last Minute Engineers. "In-Depth: How 74HC595 Shift Register Works & Interface with Arduino." *Last Minute Engineers*, Last Minute Engineers, 12 Feb. 2023, <a href="https://lastminuteengineers.com/74hc595-shift-register-arduino-tutorial/">https://lastminuteengineers.com/74hc595-shift-register-arduino-tutorial/</a>>.

ES23\_Lab02.pdf, provided by Professor Beichel