


Authors: Max Finch, Tiger Slowinski
Team Members: Max Finch, Tiger Slowinski
ECE:3360 Embedded Systems
Post-Lab Report 2




1. Introduction

The goal of this lab was to create a microcontroller based countdown timer that is able to countdown between 1 and 25 seconds. The timer utilizes two cascading 8 bit shift registers, two seven segment displays, and two pushbuttons. Operating the first pushbutton with a short press and release increments the displayed digit by one, and operating the same pushbutton with a long press and

release resets the display to zero. Operating the second pushbutton will countdown from the number displayed at a rate of 1 digit per second.

2. Schematic





3. Discussion

The majority of the hardware work for this circuit was centered around the pushbuttons and seven segment displays. The pushbuttons are set to be actively high (5V), with a pullup resistor ensuring that the pin going to the microcontroller is only ever at one of two possible states. A 100pF capacitor is connected across the terminals of the pushbutton, which works as a filter for “noise”, in this case bounces from having a hardware pushbutton. A discharge resistor is not necessary here, as with such a small capacitance the rate of discharge is sufficient enough so that the switch is properly debounced, but the response of the button is not sluggish.

The software required first identifying the various states the timer could be in, as well as identifying the conditions necessary for a state change to occur. These states are summarized in the figure below.

State	Description	Conditions for next state
Initial	Displays “00”, awaits user input.	Interaction with pushbutton.
Displaying static digits “00” to “24”	Digits do not change unless one of the pushbuttons is interacted with.	<p>Increment by one digit:</p> <ul style="list-style-type: none"> - Pushbutton A is pressed and released within one second. If the number post increment is <25, the timer is still in this state. If the number post increment is 25, the state is now “displaying 25”. <p>Resetting timer:</p> <ul style="list-style-type: none"> - Pushbutton A is pressed and held for more than 1 second. Upon release, it goes to initial state. <p>Countdown:</p> <ul style="list-style-type: none"> - Pushbutton B is pressed and released. Enters countdown state.
Displaying “25”	Display can no longer be incremented any further. Awaits input from the user.	Same as above, except “Increment by one digit” is no longer possible.
Countdown	Counts down from the number originally shown at a rate of one per second until “00” is	No state change is possible at this time, aside from the display changing due to

	displayed. "--" is displayed, and flashes on and off in succession four times.	countdown. Pushbuttons will be unresponsive until flashing is complete and the timer goes to initial state.
--	--	---




¹ **Figure 1:** Top image (Increment action as state diagram)

Figure 2: Bottom image (Logic for displaying numbers)

Figure 3: Timing diagram

Figure 4: Register Purposes



Register	Purpose
R16	Holds value intended to be loaded to the left display.
R19	Holds the value intended to be loaded to the right display.
R18	Determines whether the value of R16 or R19 is loaded into R13. This can be seen in <i>display</i> .
R17	Value that pushes all <u>8 bits</u> of R13 value into SER of the shift register.
R13	Contains the value that <i>display</i> loads into SER of the shift register.
R20	Holds the decimal value equivalent to the number represented by both displays.

R22	Counts the amount of 10ms sampled collected by r-calling <i>delay_long</i>. (Ex: R22 == 20 means 2 seconds have been recorded)
R24	Holds the number four and decrements so that <i>flash</i> runs 4 times. It is reset when it re-enters <i>main</i>.

4. Conclusion

This lab provided experience working with I/O registers and problem solving how to output lots of data using shift registers when it is not practical or not possible to directly output all of that data from the ports of the microcontroller. The lab also provided experience with planning and implementing both software and hardware components in incremental steps. “Software design” practices specific to assembly were learned as well, as operations basic to higher level languages (if statements, loops, function calls) must be implemented creatively and efficiently on a case by case basis. Overall, the lab provided a helpful framework for problem solving at the intersection of software and hardware, and with a variety of components.

5. Appendix A: Source Code

File 1 (main.asm):

```

1  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
2  ; Assembly Language file (1/2) for Lab 2 in ECE:3360
3  ; Spring 2023, The University of Iowa
4  ; Created: 2/4/2023 10:56:48 AM
5  ; Author : Max Finch, Tiger Slowinski
6  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
7
8
9  ; put code here to configure I/O lines ; as output &
10 .include "m328Pdef.inc"
11 .cseg
12 .org 0
13
14
15 ; Configure I/O lines.
16 sbi DDRB,0 ; PB0 is now output (SER)
17 sbi DDRB,1 ; PB1 is now output (SRCLK)
18 sbi DDRB,2 ; PB2 is now output (RCLK)
19 cbi DDRB,3 ; PB3 is now input (BUTTON)
20 cbi DDRB,4 ; PB4 is now input (BUTTON)
21
22 ;R18 trigger bit
23 ;R19 left bit
24 ;R16 right bit
25
26 ;set up limit
27 ldi R20, 0x00
28
29 ldi R24, 4
30 ;set up 00
31 ldi R16, 0x3F ; right bit
32 ldi R19, 0x3F ; left bit
33
34
35 main:
36 ldi R24, 4
37 ldi R18, 0
38 rcall display ; call display subroutine
39 ldi R18, 1
40 rcall display
41
42 rcall delay_long
43
44 sbis PINB,3
45 rjmp stay_put
46
47 sbis PINB,4
48 rjmp stay_put_B
49
50 rjmp main
51
52 switch_left: ;Left digit
53 ;If 0 make 1
54 cpi R16, 0x3F
55 breq become_left_1
56 ;If 1 make 2
57 cpi R16, 0x06
58 breq become_left_2
59
60 become_left_1:
61 ldi R16, 0x06
62 rjmp main
63 become_left_2:
64 ldi R16, 0x5B
65 rjmp main
66
67 flash:
68
69 ldi R20, 0
70 cpi R24, 0
71 breq main_set
72 rcall flashing
73 dec R24
74 rjmp flash
75
76 main_set:
77 ldi R16, 0x3F
78 ldi R19, 0x3F
79 rcall display_nums
80 rjmp main
81
82
83 switch_number:
84
85 ;increment register limit
86 inc R20
87
88 ;If 0 make 1
89 cpi R19, 0x3F
90 breq become_1
91
92 ;If 1 make 2
93 cpi R19, 0x06
94 breq become_2
95
96 ;If 2 make 3
97 cpi R19, 0x5B
98 breq become_3
99
100 ;If 3 make 4
101 cpi R19, 0x4F
102 breq become_4

```



```

103
104 ;If 4 make 5
105 cpi R19, 0x66
106 breq become_5
107
108 ;If 5 make 6
109 cpi R19, 0x6D
110 breq become_6
111
112 ;If 6 make 7
113 cpi R19, 0x7D
114 breq become_7
115
116 ;If 7 make 8
117 cpi R19, 0x07
118 breq become_8
119
120 ;If 8 make 9
121 cpi R19, 0x7F
122 breq become_9
123
124 ;If 9 make 0
125 cpi R19, 0x67
126 breq become_0
127
128
129 become_0:
130 ldi R19, 0x3F
131 rjmp switch_lef
132 rjmp main
133
134 become_1:
135 ldi R19, 0x06
136 rjmp main
137
138 become_2:
139 ldi R19, 0x5B
140 rjmp main
141
142 become_3:
143 ldi R19, 0x4F
144 rjmp main
145
146 become_4:
147 ldi R19, 0x66
148 rjmp main
149
150 become_5:
151 ldi R19, 0x6D
152 rjmp main
153
154 become_6:
155 ldi R19, 0x7D
156 rjmp main
157
158 become_7:
159 ldi R19, 0x07
160 rjmp main
161
162 become_8:
163 ldi R19, 0x7F
164 rjmp main
165
166 become_9:
167 ldi R19, 0x67
168 rjmp main
169
170 stay_put:
171 rcall delay_long ;10ms delay
172 inc R22 ;Register for samples
173 cpi R22, 20 ; If 20 reset
174 breq set_leds_to_0 ;set leds back to 0
175 sbic PINB,3 ;If button released continue to check if 25
176 rjmp reset_call_ii25 ; If its released reset the counter and go to is_it_25
177 rjmp stay_put ;If no button released loop stay_put
178
179 stay_put_B:
180 sbis PINB,4
181 rjmp stay_put_B
182 jmp check_25
183
184 reset_call_ii25: ;reset the counter and go to is_it_25
185 ldi R22, 0 ;reset counter
186 rjmp is_it_25
187
188 is_it_25: ;check if leds are at 25
189 cpi R20, 25 ;if its not 25, go to switch number
190 brne switch_number
191 sbis PINB,3 ;If button pressed, go to 2 second reset loop
192 rjmp reset_loop
193 sbic PINB,4
194 rjmp is_it_25 ;If no button pressed, infinitely loop
195 rjmp stay_put_B
196
197 reset_loop:
198 sbic PINB,3 ;If button released, go back to is_it_25
199 rjmp reset_call_ii25
200 rcall delay_long ;10ms delay
201 inc R22 ;Register for samples
202 cpi R22, 20 ; If 20 reset
203 breq set_leds_to_0 ;set leds back to 0
204 rjmp reset_loop ;continue to increment counter

```

```

206 set_leds_to_0:
207     ldi R16, 0x3F ; right bit
208     ldi R19, 0x3F ; left bit
209     ldi R20, 0 ;reset counter
210     ldi R22, 0 ;reset limit
211     rcall delay_extra_long_2
212     rjmp main
213
214
215 check_25:
216     ldi R21,25
217     cpse R20,R21
218     rjmp check_24
219     jmp _25
220
221 check_24:
222     ldi R21,24
223     cpse R20,R21
224     rjmp check_23
225     jmp _24
226
227 check_23:
228     ldi R21,23
229     cpse R20,R21
230     rjmp check_22
231     jmp _23
232
233 check_22:
234     ldi R21,22
235     cpse R20,R21
236     rjmp check_21
237     jmp _22
238
239 check_21:
240     ldi R21,21
241     cpse R20,R21
242     rjmp check_20
243     jmp _21
244
245 check_20:
246     ldi R21,20
247     cpse R20,R21
248     rjmp check_19
249     jmp _20
250
251 check_19:
252     ldi R21,19
253     cpse R20,R21
254     rjmp check_18
255     jmp _19
256
257 check_18:
258     ldi R21,18
259     cpse R20,R21
260     rjmp check_17
261     jmp _18
262
263 check_17:
264     ldi R21,17
265     cpse R20,R21
266     rjmp check_16
267     jmp _17
268
269 check_16:
270     ldi R21,16
271     cpse R20,R21
272     rjmp check_15
273     jmp _16
274
275 check_15:
276     ldi R21,15
277     cpse R20,R21
278     rjmp check_14
279     jmp _15
280
281 check_14:
282     ldi R21,14
283     cpse R20,R21
284     rjmp check_13
285     jmp _14
286
287 check_13:
288     ldi R21,13
289     cpse R20,R21
290     rjmp check_12
291     jmp _13
292
293 check_12:
294     ldi R21,12
295     cpse R20,R21
296     rjmp check_11
297     jmp _12
298
299 check_11:
300     ldi R21,11
301     cpse R20,R21
302     rjmp check_10
303     jmp _11
304
305 check_10:
306     ldi R21,10
307     cpse R20,R21
308     rjmp check_9
309     jmp _10
310
311 check_9:
312     ldi R21,9
313     cpse R20,R21
314     rjmp check_8
315     jmp _9
316
317 check_8:
318     ldi R21,8
319     cpse R20,R21
320     rjmp check_7
321     jmp _8
322
323 check_7:
324     ldi R21,7
325     cpse R20,R21
326     rjmp check_6
327     jmp _7
328
329 check_6:
330     ldi R21,6
331     cpse R20,R21
332     rjmp check_5
333     jmp _6
334
335 check_5:
336     ldi R21,5
337     cpse R20,R21
338     rjmp check_4
339     jmp _5
340
341 check_4:
342     ldi R21,4
343     cpse R20,R21
344     rjmp check_3
345     jmp _4
346
347 check_3:
348     ldi R21,3
349     cpse R20,R21
350     rjmp check_2
351     jmp _3
352
353 check_2:
354     ldi R21,2
355     cpse R20,R21
356     rjmp check_1
357     jmp _2
358
359 check_1:
360     ldi R21,1
361     cpse R20,R21
362     jmp flash
363     jmp _1
364
365
366 display_nums:
367     ldi R18,0
368     rcall display
369     ldi R18,1
370     rcall display
371     ret
372
373
374 _25:
375     ldi R16,0x5B
376     ldi R19,0x6D
377     call display_nums
378     rcall delay_extra_long_2
379     rjmp _24

```

```

356 _24:
357     ldi R16,0x5B
358     ldi R19,0x66
359     call display_nums
360     rcall delay_extra_long_2
361     rjmp _23
362 _23:
363     ldi R16,0x5B
364     ldi R19,0x4F
365     call display_nums
366     rcall delay_extra_long_2
367     rjmp _22
368 _22:
369     ldi R16,0x5B
370     ldi R19,0x5B
371     call display_nums
372     rcall delay_extra_long_2
373     rjmp _21
374 _21:
375     ldi R16,0x5B
376     ldi R19,0x06
377     call display_nums
378     rcall delay_extra_long_2
379     rjmp _20
380 _20:
381     ldi R16,0x5B
382     ldi R19,0x3F
383     call display_nums
384     rcall delay_extra_long_2
385     rjmp _19
386 _19:
387     ldi R16,0x06
388     ldi R19,0x67
389     call display_nums
390     rcall delay_extra_long_2
391     rjmp _18
392 _18:
393     ldi R16,0x06
394     ldi R19,0x7F
395     call display_nums
396     rcall delay_extra_long_2
397     rjmp _17
398 _17:
399     ldi R16,0x06
400     ldi R19,0x07
401     call display_nums
402     rcall delay_extra_long_2
403     rjmp _16
404 _16:
405     ldi R16,0x06
406     ldi R19,0x7D
407     call display_nums
408     rcall delay_extra_long_2
409     rjmp _15
410 _15:
411     ldi R16,0x06
412     ldi R19,0x6D
413     call display_nums
414     rcall delay_extra_long_2
415     rjmp _14
416 _14:
417     ldi R16,0x06
418     ldi R19,0x66
419     call display_nums
420     rcall delay_extra_long_2
421     rjmp _13
422 _13:
423     ldi R16,0x06
424     ldi R19,0x4F
425     call display_nums
426     rcall delay_extra_long_2
427     rjmp _12
428 _12:
429     ldi R16,0x06
430     ldi R19,0x5B
431     call display_nums
432     rcall delay_extra_long_2
433     rjmp _11
434 _11:
435     ldi R16,0x06
436     ldi R19,0x06
437     call display_nums
438     rcall delay_extra_long_2
439     rjmp _10
440 _10:
441     ldi R16,0x06
442     ldi R19,0x3F
443     call display_nums
444     rcall delay_extra_long_2
445     rjmp _9
446 _9:
447     ldi R16,0x3F
448     ldi R19,0x67
449     call display_nums
450     rcall delay_extra_long_2
451     rjmp _8
452 _8:
453     ldi R16,0x3F
454     ldi R19,0x7F
455     call display_nums
456     rcall delay_extra_long_2
457     rjmp _7
458 _7:
459     ldi R16,0x3F
460     ldi R19,0x07
461     call display_nums
462     rcall delay_extra_long_2
463     rjmp 6
464 _6:
465     ldi R16,0x3F
466     ldi R19,0x7D
467     call display_nums
468     rcall delay_extra_long_2
469     rjmp _5
470 _5:
471     ldi R16,0x3F
472     ldi R19,0x6D
473     call display_nums
474     rcall delay_extra_long_2
475     rjmp _4
476 _4:
477     ldi R16,0x3F
478     ldi R19,0x66
479     call display_nums
480     rcall delay_extra_long_2
481     rjmp _3
482 _3:
483     ldi R16,0x3F
484     ldi R19,0x4F
485     call display_nums
486     rcall delay_extra_long_2
487     rjmp _2
488 _2:
489     ldi R16,0x3F
490     ldi R19,0x5B
491     call display_nums
492     rcall delay_extra_long_2
493     rjmp _1
494 _1:
495     ldi R16,0x3F
496     ldi R19,0x06
497     call display_nums
498     rcall delay_extra_long_2
499     rjmp _0
500 _0:
501     ldi R16,0x3F
502     ldi R19,0x3F
503     call display_nums
504     rcall delay_extra_long_2
505     rjmp flash
506
507
508
509     .include "AsmFile1.asm"
510     .exit

```

File 2 (AsmFile1.asm):

```

1  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
2  ; Assembly Language file (1/2) for Lab 2 in ECE:3360
3  ; Spring 2023, The University of Iowa
4  ; Created: 2/4/2023 10:56:48 AM
5  ; Author : Max Finch, Tiger Slowinski
6  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
7
8
9  .equ count1 = 60000          ; assign a 16-bit value to symbol "count"
10 delay_extra_long:
11     ldi r30, low(count)      ; r31:r30 <-- load a 16-bit value into counter register for outer loop
12     ldi r31, high(count);
13 d11:
14     ldi r29, 255             ; r29 <-- load a 8-bit value into counter register for inner loop
15 d22:
16     nop                      ; no operation
17     dec r29                  ; r29 <-- r29 - 1
18     brne d22                 ; branch to d2 if result is not "0"
19     sbiw r31:r30, 1          ; r31:r30 <-- r31:r30 - 1
20     brne d11                 ; branch to d1 if result is not "0"
21 ret                          ; return
22
23 flashing:
24
25     ldi R16,0x00
26     ldi R19,0x00
27     call display_nums
28     rcall delay_extra_long
29
30     ldi R16,0x40
31     ldi R19,0x40
32     call display_nums
33     rcall delay_extra_long
34
35     ret
36
37 .equ count = 8502             ; assign a 16-bit value to symbol "count"
38
39 delay_long:
40     ldi r30, low(count)      ; r31:r30 <-- load a 16-bit value into counter register for outer loop
41     ldi r31, high(count);
42 d1:
43     ldi r29, 31              ; r29 <-- load a 8-bit value into counter register for inner loop
44 d2:
45     nop                      ; no operation
46     dec r29                  ; r29 <-- r29 - 1
47     brne d2                  ; branch to d2 if result is not "0"
48     sbiw r31:r30, 1          ; r31:r30 <-- r31:r30 - 1
49     brne d1                  ; branch to d1 if result is not "0"
50 ret                          ; return

```

```

52 display: ; backup used registers on stack
53     sbrs R18, 0
54     mov R13, R19
55     sbrc R18, 0
56     mov R13, R16
57     ;Change all R16 below to R13
58
59     push R13
60     push R17
61     in R17, SREG
62     push R17
63     ldi R17, 8 ; loop --> test all 8 bits
64 loop:
65     rol R13 ; rotate left trough Carry
66     BRCS set_ser_in_1 ; branch if Carry is set
67     ; put code here to set SER to 0
68     cbi PORTB,0
69     rjmp end
70 set_ser_in_1:
71     ; put code here to set SER to 1...
72     sbi PORTB,0
73 end:
74     ; put code here to generate SRCLK pulse...
75     rcall pulse_clock
76     dec R17
77     brne loop
78     ; put code here to generate RCLK pulse
79     rcall pulse_latch
80     ; restore registers from stack
81     pop R17
82     out SREG, R17
83     pop R17
84     pop R13
85     ret
86
87
88 delay_extra_long_2:
89     rcall delay_long
90     rcall delay_long
91     rcall delay_long
92     rcall delay_long
93     rcall delay_long
94     rcall delay_long
95     rcall delay_long
96     rcall delay_long
97     rcall delay_long
98     rcall delay_long
99     rcall delay_long
100    rcall delay_long
101    rcall delay_long
102    rcall delay_long
103    rcall delay_long
104    ret

```

```

106 pulse_clock:
107     sbi PORTB,1
108     cbi PORTB,1
109     ret
110
111 pulse_latch:
112     sbi PORTB,2
113     cbi PORTB,2
114     ret

```

6. Appendix B: References

Atmel Corporation. *AVR Instruction Set Manual - Microchip Technology*.

<<https://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-0856-AVR-Instruction-Set-Manual.pdf>>.

Arduino. *Arduino UNO Rev3 with Long*

Pins.<<https://docs.arduino.cc/retired/boards/arduino-uno-rev3-with-long-pins>>

Last Minute Engineers. “In-Depth: How 74HC595 Shift Register Works & Interface with Arduino.”

Last Minute Engineers, Last Minute Engineers, 12 Feb. 2023,

<<https://lastminuteengineers.com/74hc595-shift-register-arduino-tutorial/>>.

ES23_Lab02.pdf, provided by Professor Beichel