#### 查询Q67100-H5025供应商

# **SIEMENS**

# PLL with I<sup>2</sup>C Bus for AM/FM Receivers

**SDA 2121-2** 

Preliminary Data

**CMOSIC** 

#### **Features**

- High input sensitivity (50 mV<sub>rms</sub> on FM and 30 mV<sub>rms</sub> on AM)
- High input frequencies (150 MHz on FM and 25 MHz on AM)
- Extremely fast phase detector with very short anti-backlash pulses
- I<sup>2</sup>C bus
- Large divider rations:

- 16 Bit N divider


16 Bit R divider

- Divider factor without vacancy

OSC IN 2-65535 AM IN 2-65535 FM IN /2 2-65535

- Adjustable raster width (< 1 kHz for AM, < 12.5 kHz for FM)\*</li>
- Two-pin oscillator provides connection of a piezoelectric crystal for reference frequency generation
- Switchable phase detector polarity
- Switchable phase detector current
- One phase detector output each for FM and AM with the corresponding analog phase detector outputs
- Open drain switching outputs for 10 V

Туре	Ordering Code	Package
SDA 2121-2	Q67100-H5025	P-DIP-20
SDA 2121-2X	Q67100-H5026	P-DSO-20
504-2121-2A	CC071700_1150/20	





The SDA 2121-2 is an integrated circuit in CMOS technology which has been especially designed for application in radio equipment.

The SDA 2121-2 is a complex PLL component in CMOS technology for processor controlled frequency synthesis.


Function and dividing ratios are selected via an I<sup>2</sup>C bus interface (licensed by Philips) at pins SCL, SDA and A0. The chip address is set via address input A0. Thus it is possible to address two components via the I<sup>2</sup>C bus. The reference frequency can be applied at input OSC IN or it can be generated internally by a piezoelectric crystal. Its maximum value is 15 MHz. The VCO frequency is applied at input FM or AM respectively. Its maximum value is 150 MHz at the FM input and 25 MHz at the AM input. The FM input signal is divided by two by an asynchronous prescaler.


Outputs PDFM and PDAM supply the phase detector signal with especially short anti-backlash pulses to neutralize even the smallest phase deviations. Polarity and current of the PD outputs can be switched. The component also has corresponding analog phase detector outputs and lock-detect output (LD).

Additional outputs are the open-drain switching outputs (SA 1, 2, 3, AM/FM) with a dielectric strength of 10 V and a port output (PRT).

#### Pin Configuration

(top view)






# **Pin Definitions and Functions**

Pin No.	Symbol	Function
1	V DD	Supply voltage
2	SCL	I <sup>2</sup> C bus clock
3	SDA	I <sup>2</sup> C bus data input and acknowledge output
4	A0	Address input
5	PRT	Port output
6	SA 1	Switch output (open drain output for 10 V)
7	SA 2	Switch output (open drain output for 10 V)
8	SA 3	Switch output (open drain output for 10 V)
9	AM/FM	Switch output (open drain output, 10 V) switching AM/FM operation
10	FM1	FM input
11	GND2	Ground connection for AM and FM input amplifier
12	AMI	AM input
13	PDFMA	Analog output corresponding to the phase detector output, in test operation open drain output of FRN and FVN signal
14	PDFM	Phase detector output for AM or FM active or tristate de- pending on operating mode
15	PDAM	Phase detector output for AM or FM active or tristate depending on operating mode
16	PDAMA	Analog output corresponding to the phase detector output, in test operation open drain output of FRN and FVN signal
17	LD	Lock-detect output
18	OSCI	Connection for reference oscillator input and output
19	oscq	Connection for reference oscillator input and output
20	GND1	Ground

# **Block Diagram**



# **Absolute Maximum Ratings**

Parameter	Symbol	Symbol Limit Values			
		min.	typ.	max.	
Supply voltage	$V_{DD}$	- 0.3		6	V
Input voltage	Vı	- 0.3		V <sub>DD</sub> + 0.3	V
Power dissipation per output	Pa			10	mW
Total power dissipation	P <sub>tot</sub>			300	mW
Storage temperature	Tstg	- 40		125	°C
Output voltage switch outputs	VQH			10.5	V

# **Operating Range**

Supply voltage	$V_{DD}$	4.5	5	5.5	V
Supply current	IDD		6	10	mA
Ambient temperature	TA	-25		85	°C
Output voltage switch outputs	$V_{QH}$			10	V

# Test conditions for supply voltage

- $V_{DD} = 5.5 \text{ V}$
- T<sub>A</sub> = 25 °C outputs not connected
- No test operation
- Max. permissible operating frequency on AM, FM, OSC IN = 15 MHz
- $V_{\text{IFM}}$ ,  $V_{\text{IAM}}$ ,  $V_{\text{IOSCIN}} = 100 \text{ mVrms}$
- Minimal divider ratios
- PLL in in-lock condition

 $V_{\rm DD} = 4.5 \, {\rm V}$ 

(sine wave)

VI = VDD

Characteristics
-----------------

 $T_A = 25$  °C; all voltages referenced to GND

 $f V_1$ 

 $I_1$ 

0.5

30

Parameter	Symbol	L	imit Val	ues	Unit	Test Condition
		min.	typ.	max.		
lanut Sianala COL	CDA AO					
Input Signals SCL,	SDA, AU	<del></del>	г			T
H-input voltage	Vıн	0.7×V DD		$V_{DD}$	V	
L-input voltage	VIL	0		1.5	V	
Input capacitance	$C_1$			10	pF	
Input current	I(			10	μA	VI = $V$ DD
Input Signal OSC IN	<b>I</b>		,			
Input frequency	f			15	MHz	$V_{\rm DD} = 4.5  {\rm V}$
Input voltage	$V_{\perp}$	100			mVrms	(sine wave)
Input capacitance	$C_1$			10	ρF	,
Input current	$I_1$			30	μA	$V_{I} = V_{DD}$
input current	<u> </u>			30	μΑ	$V_1 = V_{DD}$
Input Signal AM						

# Input Signal FM

Input frequency Input voltage

Input current

Input capacitance

	1			
Input frequency f	10	150	MHz	$V_{DD} = 4.5 \text{ V}$
Input voltage V	50		mVrms	(sine wave)
Input capacitance   C		10	pF	,
Input current I		30	μA	$V_{\rm I} = V_{\rm DD}$

25

10

30

MHz


рF

μА

mVrms


**Characteristics** (cont'd) TA = 25 °C; all voltages referenced to GND

Parameter	Symbol		Limit Val	ues	Unit	Test Condition
		min.	typ.	max.		
Output signal PDFM	(tristate o	utput)				
PD current value A	Ia	340	± 570	800	μА	$V_{\text{DD}} = 5 \text{ V}$
PD current value B	IQ	85	± 145	205	μА	$T_A = -25^{\circ}\text{C} \dots 60^{\circ}\text{C}$
PD leakage current	/ <sub>0</sub>		± 50	500	nA	
PD current value A	Ia	70	± 115	160	μА	<i>V</i> DD = 5 V
PD current value A	I a	70	± 115	160	μА	<i>V</i> DD = 5 V
PD current value B	Iq	15	± 30	45	μА	$T_A = -25^{\circ} \mathrm{C} \dots 60^{\circ} \mathrm{C}$
PD leakage current	Ia		± 50	500	nA	no load at the output
0.1.101100	** DDE**	, ,				
Output Signal PDAM	іА, РОГМА	(anaio	g output)			
H-output current	Іан		1	2.5	mA	$V_{PD} = V_{DD} = 5 \text{ V}$
L-output current	IQL	0.1	0.5		mA	$V_{PD} = GND$



Characteristics (cont'd)
TA = 25 °C; all voltages referenced to GND

Parameter	Symbol		Limit Val	lues	Unit	Test Condition
		min.	typ.	max.		
Output Signal LD (or	en drain o	utput)				
L-output signal	VaL			0.4	V	$I_{QL} = 3 \text{ mA}$ $V_{DD} = 5 \text{ V}$ $C_L = 20 \text{pF}$
L-output pulse width	t QWL		30		ns	Cc - Zopi




# **Output Signal PRT**

H-output voltage L-output voltage	Vан $V$ аL $V$ аL	VDD - 0.4	0.4	V V	I QH = 1 mA I QL = 1 mA I QL = 0.1 mA
					_
OutputSsignal SA	1, 2, 3 and	FM (open drai		output	s)
OutputSsignal SA L-output voltage	1, 2, 3 and	FM (open drai	0.4	y output	I $QL = 1 \text{ mA}$ $V_{DD} = 5 \text{ V}$


# **Output Signal SDA**

L-output voltage	$V_{QL}$		0.4	$I_{QL} = 3 \text{ mA}$ $V_{DD} = 5 \text{ V}$
				C <sub>L</sub> = 400 pF

#### **Test Circuit**



# **Application Circuit**



# Diagram Status Programming Table


#### **Status Bit**

Bit		0	1
1	PRT	L	Н
2	SA 1	L	H
3	SA 2	L	H
4	SA 3	L	H
5	AM/FM	L (FM operation)	H (AM operation)*
ŝ	PD analog/test	PD analog	test**
7	PD polarity	neg.	pos.
8	PD current	value B	value A (AM or FM operation)
	1	ı	ı


<sup>\*</sup>When the switch output FM is switched from "H" to "L" via bit 5 (FM), operation is switched from AM to FM PDAM is in tristate and vice versa

<sup>\*\*</sup>In test operation PDFMA and PDAMA outputs are switched as FVN and FRN outputs respectively


# I<sup>2</sup>C Bus Transfer Protocol




#### **Programming Example**



# Transfer Protocol for I2C Bus



# I<sup>2</sup>C Bus Timing, PRT, SA, AM/FM



Parameter	Symbol	Limit Values		Unit
		min.	max.	
Clock frequency	fSCL	0	100	kHz
Hold time data to SCLLow	t HD;DAT	0		μS
Inactive time prior to next transfer	<i>t</i> BUF	4.7		μS
Hold time during start condition (first CLOCK pulse is generated after this time period)	tHD;STA	4.0		μS
LOW clock phase	tLOW	4.7		μS
HIGH clock phase	<i>t</i> High	4.0		μS
Set-up time for DATA	₹SU;DAT	250		nS
Rise time for SDA and SCL signal	<i>t</i> R		1	μS
Fall time for SDA and SCL signal	<i>t</i> F		300	nS
Set-up time for SCL clock during STOP condition	fsu;sto	4.7		μS
PRT delay time relative to STOP condition	<i>t</i> D		500	μS

All values are referenced to specified input levels  $V \bowtie$  and  $V \bowtie$ 

# Pulse Diagram

# **Phase Detector/Lock Detector**

