









BQ25308

SLUSFD7 - APRIL 2024

BQ25308 Standalone 1-Cell, 17V, 3.0A Battery Charger with Dead Battery Charge Inhibit

1 Features

- Standalone charger and easy to configure
- High-efficiency, 1.2MHz, synchronous switch-mode buck charger
 - 92.5% charge efficiency at 2A from 5V input for 1-cell battery
 - 91.8% charge efficiency at 2A from 9V input for 1-cell battery
- Single input to support USB input and high voltage adaptors
 - Supports 4.1V 17V input voltage range with 28V absolute maximum input voltage rating
 - Input Voltage Dynamic Power Management (VINDPM) tracking battery voltage
- High integration
 - Integrated reverse blocking and synchronous switching MOSFET
 - Internal input and charge current sense
 - Internal loop compensation
 - Integrated bootstrap diode
- 3.6V / 4.05V / 4.15V / 4.2V charge voltage
- 3.0A maximum fast charge current
- 200nA low battery leakage current at 4.5V V_{BAT}
- 4.25µA VBUS supply current in IC disable mode
- Charge current thermal regulation at 120°C
- Precharge current: 10% of fast charge current
- Termination current: 10% of fast charge current
- Charge accuracy
 - ±0.5% charge voltage regulation
 - ±10% charge current regulation
- Safety
 - Disable charge for dead battery condition
 - Thermal regulation and thermal shutdown
 - Input Under-Voltage Lockout (UVLO) and Over-Voltage Protection (OVP)
 - Battery overcharge protection
 - Safety timer for precharge and fast charge
 - Charge disabled if current setting pin ICHG is open or short
 - Cold/hot battery temperature protection
 - Fault report on STAT pin
- Available in a WQFN 3x3-16 package

2 Applications

- Wireless speaker
- Barcode scanner
- Gamina
- Cradle charger
- Cordless power tool
- **Building automation**
- Medical


3 Description

The BQ25308 is a highly-integrated standalone switch-mode battery charger for 1-cell Li-ion, Lipolymer, and LiFePO4 batteries. The BQ25308 supports 4.1V to 17V input voltage and 3A fast charge current. The integrated current sensing topology of the device enables high charge efficiency and low BOM cost. The best-in-class 200nA low quiescent current of the device conserves battery energy and maximizes the shelf time for portable devices. The BQ25308 is available in a 3x3 WQFN package for easy 2-layer layout and space limited applications.

Package Information

PART NUMBER ⁽³⁾	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM)
BQ25308	RTE (WQFN-16)		3.0mm × 3.0mm

- For all available packages, see Section 14.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- See the Device Comparison Table



Simplified Application



Table of Contents

1 Features1	8.4 Device Functional Modes20
2 Applications1	9 Application and Implementation2
3 Description1	9.1 Application Information
4 Description (continued)3	9.2 Typical Applications2
5 Device Comparison Table4	10 Power Supply Recommendations2
6 Pin Configuration and Functions5	11 Layout28
7 Specifications7	11.1 Layout Guidelines28
7.1 Absolute Maximum Ratings7	11.2 Layout Example28
7.2 ESD Ratings7	12 Device and Documentation Support30
7.3 Recommended Operating Conditions7	12.1 Device Support30
7.4 Thermal Information8	12.2 Receiving Notification of Documentation Updates30
7.5 Electrical Characteristics8	12.3 Support Resources30
7.6 Timing Requirements11	12.4 Trademarks30
7.7 Typical Characteristics12	12.5 Electrostatic Discharge Caution30
8 Detailed Description13	12.6 Glossary30
8.1 Overview	13 Revision History30
8.2 Functional Block Diagram14	14 Mechanical, Packaging, and Orderable
8.3 Feature Description	Information3



4 Description (continued)

The BQ25308 supports a 4.1V to 17V input to charge single cell batteries. The BQ25308 provides up to 3A continuous charge current to a single cell 1S battery. The device features fast charging for portable devices. Its input voltage regulation delivers maximum charging power to the battery from the input source. The solution is highly integrated with an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), and low-side switching FET (LSFET, Q3). The device also provides a safety feature that completely inhibits charging of a dead battery.

The BQ25308 features lossless integrated current sensing to reduce power loss and BOM cost with minimized component count. It also integrates a bootstrap diode for the high-side gate drive and battery temperature monitor to simplify system design. The device initiates and completes a charging cycle without host control. The BQ25308 charge voltage and charge current are set by external resistors. The BQ25308 detects the charge voltage setting at startup and charges the battery in four phases: battery short, preconditioning, constant current, and constant voltage. At the end of the charging cycle, the charger automatically terminates if the charge current is below the termination current threshold and the battery voltage is above the recharge threshold. When the battery voltage falls below the recharge threshold, the charger will automatically start another charging cycle. The charger provides various safety features for battery charging and system operations, including battery temperature monitoring based on negative temperature coefficient (NTC) thermistor, charge safety timer, input over-voltage and over-current protections, as well as battery over-voltage protection. Pin open and short protection is also built in to protect against the charge current setting pin ICHG accidently open or short to GND. The thermal regulation regulates charge current to limit die temperature during high power operation or high ambient temperature conditions.

The STAT pin output reports charging status and fault conditions. When the input voltage is removed, the device automatically enters HiZ mode with very low leakage current from battery to the charger device. The BQ25308 is available in a 3mm x 3mm thin WQFN package.

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: BQ25308



5 Device Comparison Table

	BQ25300	BQ25302	BQ25303J	BQ25306	BQ25308
Battery Cells in Series	1	1	1	1, 2	1
Input Operation Voltage	4.1V to 17V	4.1V to 6.2V	4.1V to 17V	4.1V to 17V	4.1V to 17V
Charge Voltage	3.6V, 4.15V, 4.2V, 4.05V	4.1V, 4.35V, 4.4V, 4.2V	4.1V, 4.35V, 4.4V, 4.2V	programmable from 3.4V to 9.0V	3.6V, 4.15V, 4.2V, 4.05V
Maximum Fast Charge Current ICHG	3.0A	2.0A	3.0A	3.0A	3.0A
Battery Temperature Protection (JEITA or Cold/ Hot)	Cold/Hot	Cold/Hot	JEITA	Cold/Hot	Cold/Hot
Dead Battery Charge Inhibit	No	No	No	No	Yes



6 Pin Configuration and Functions




Figure 6-1. RTE Package 16-Pin WQFN Top View

Table 6-1. Pin Functions

	PIN	I/O ⁽¹⁾	DESCRIPTION		
NAME	NO.	1,0(1)	DESCRIPTION		
VBUS	1	Р	Charger input voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 2.2uF ceramic capacitor from VBUS to GND and place it as close as possible to IC.		
PMID	16	Р	Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of high-side MOSFET (HSFET). Place ceramic 10µF on PMID to GND and place it as close as possible to IC.		
sw	13,14	Р	Switching node. Connected to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047µF bootstrap capacitor from SW to BTST.		
втѕт	15	Р	-side FET driver supply. Internally, the BTST is connected to the cathode of the internal boost-strap e. Connect the 0.047μF bootstrap capacitor from SW to BTST.		
GND	11,12	Р	ound. Connected directly to thermal pad on the top layer. A single point connection is recommended tween power ground and analog ground near the IC GND pins.		
REGN	2	Р	Low-side FET driver positive supply output. Connect a 2.2µF ceramic capacitor from REGN to GND. The capacitor should be placed close to the IC.		
BAT	10	Al	Battery voltage sensing input. Connect this pin to the positive terminal of the battery pack and the node of inductor output terminal. 10-μF capacitor is recommended to connect to this pin.		
TS	7	Al	Battery temperature voltage input. Connect a negative temperature coefficient thermistor (NTC). Program temperature window with a resistor divider from REGN to TS and TS to GND. Charge suspends when TS pin voltage is out of range. When TS pin is not used, connect a 10-k Ω resistor from REGN to TS and a 10-k Ω resistor from TS to GND. It is recommended to use a 103AT-2 thermistor.		
ICHG	4	Al	Charge current program input. Connect a 1% resistor RICHG from this pin to ground to program the charge current as ICHG = K_{ICHG} / K_{ICHG} (K_{ICHG} = 40,000). No capacitor is allowed to connect at this pin. When the ICHG pin is pulled to ground or left open, the charger stops switching and the STAT pin starts blinking.		
STAT	3	AO	Charge status indication output. This pin is an open drain output. Connect this pin to REGN via a current limiting resistor and LED. The STAT pin indicates charger status as: Charge in progress: STAT pin is pulled LOW Charge completed, charge disabled by EN: STAT pin is OPEN Fault conditions: STAT pin blinks		
VSET	9	Al	Charge voltage setting input. VSET pin sets battery charge voltage. Program battery regulation voltage with a resistor pull-down from VSET to GND as: • Floating (R > $200k\Omega\pm10\%$): $3.6V$ • Shorted to GND (R < 510Ω): $4.05V$ • R = $51k\Omega\pm10\%$: $4.15V$ • R = $10k\Omega\pm10\%$: $4.2V$ The maximum allowed capacitance on this pin is $50pF$.		



Table 6-1. Pin Functions (continued)

PIN NAME NO.		I/O ⁽¹⁾	DESCRIPTION	
		1/0(1)	DESCRIPTION	
POL	5	Al	EN pin polarity selection.	
EN	6	AI	Device disable input. With the POL pin floating, the device is enabled with the $\overline{\text{EN}}$ pin floating or pulled by, and the device is disabled if the $\overline{\text{EN}}$ pin is pulled high. With POL pin grounded, the device is enabled with the $\overline{\text{EN}}$ pin pulled high, and the device is disabled with the $\overline{\text{EN}}$ pin pulled low or floating.	
NC	8	-	No connection. Keep this pin floating or grounded.	
Thermal Pad	17	-	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane. Ground layer(s) are connected to the thermal pad through vias under the thermal pad.	

⁽¹⁾ Al = Analog Input, AO = Analog Output, AIO = Analog Input Output, DI = Digital Input, DO = Digital Output, DIO = Digital Input Output, P = Power



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

PAR	AMETER	MIN	MAX	UNIT
	VBUS (converter not switching)	-2	28	V
	PMID(converter not switching)	-0.3	28	V
Valtage Renge (with respect to CND)	SW	-2 ⁽³⁾	20	V
Voltage Range (with respect to GND)	BTST	-0.3	25.5	V
	BAT	-0.3	11	V
	ICHG, REGN, TS, STAT, POL, /EN	-0.3	5.5	V
Voltage Range (with respect to GND)	VSET	-0.3	11 ⁽²⁾	V
Voltage Range	BTST to SW	-0.3	5.5	V
Output Sink Current	STAT		6	mA
Output Sink Current	REGN		16	mA
Junction temperature	T _J	-40	150	°C
Storage temperature	T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	\/
V _(ESD)	Electrostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
V _{VBUS}	Input voltage	4.1		17	V
V _{BAT}	Battery voltage			4.2	V
I _{VBUS}	Input current			3	Α
I _{SW}	Output current (SW)			3	Α
T _A	Ambient temperature	-40		85	°C
L	Recommended inductance at V _{VBUS_MAX} < 6.2V		1.0		μH
L	Recommended inductance at V _{VBUS_MAX} > 6.2V		2.2		μH
C _{VBUS}	Recommended capacitance at VBUS		2.2		μF
C _{PMID}	Recommended capacitance at PMID		10		μF
C _{BAT}	Recommended capacitance at BAT		10		μF

Copyright © 2024 Texas Instruments Incorporated

⁽²⁾ The absolute maximum rating is specified at 11V DC voltage and up to 13V for a maximum 100us

^{(3) -3}V for 10ns transient

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

		BQ25308	
	THERMAL METRIC(1)	RTE	UNIT
		16-PINS	
R _{0JA}	Junction-to-ambient thermal resistance (JEDEC ⁽¹⁾)	45.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	48.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	19	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	7.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 V_{VBUS_UVLOZ} < V_{VBUS_OVP} and V_{VBUS_OVP} and V_{VBUS} > V_{BAT} + V_{SLEEP} , L=2.2 μ H, T_J = -40°C to +125°C, and T_J = 25°C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CURI	RENT					
I _{VBUS_REVS}	VBUS reverse current from BAT/SW to VBUS, T _J = -40°C - 85°C	V_{BAT} = V_{SW} = 4.5V, V_{BUS} is shorted to GND, measure V_{BUS} reverse current		0.07	3	μA
I _{Q_VBUS_DIS}	VBUS leakage current in disable mode, T _J = -40°C - 85°C	V _{BUS} = 5V, V _{BAT} = 4V, charger is disabled, /EN is pulled high		3.5	4.25	μΑ
I _{Q_BAT_HIZ}	BAT and SW pin leakage current in HiZ mode, T _J = -40°C - 65°C	$V_{BAT} = V_{SW} = 4.5V$, V_{BUS} floating		0.17	1	μА
VBUS POWER UP						
V _{VBUS_OP}	V _{BUS} operating range		4.1		17	V
V _{VBUS_UVLOZ}	V _{BUS} power on reset	V _{BUS} rising	3		3.8	V
V _{VBUS_UVLOZ_HYS}	V _{BUS} power on reset hysteresis	V _{BUS} falling		250		mV
V _{VBUS_LOWV}	A condition to turnon REGN	V _{BUS} rising, REGN turns on, V _{BAT} = 3.2V	3.8	3.9	4	V
V _{VBUS_LOWV_HYS}	A condition to turnon REGN, hysteresis	V_{BUS} falling, REGN turns off, $V_{BAT} = 3.2V$		300		mV
V _{SLEEP}	Enter sleep mode threshold	V _{BUS} falling, V _{BUS} - VBAT, V _{VBUS_LOWV} < V _{BAT} < V _{BATREG}	30	60	100	mV
V _{SLEEPZ}	Exit sleep mode threshold	V _{BUS} rising, V _{BUS} - V _{BAT} , V _{VBUS_LOWV} < V _{BAT} < V _{BATREG}	110	157	295	mV
V _{VBUS_OVP_RISE}	V _{BUS} overvoltage rising threshold	V _{BUS} rising, converter stops switching	17	17.4	17.8	V
V _{VBUS_OVP_HYS}	V _{BUS} overvoltage falling hysteresis	V _{BUS} falling, converter stops switching		750		mV
MOSFETS						
R _{DSON_Q1}	Top reverse blocking MOSFET on-resistance between VBUS and PMID (Q1)	V _{REGN} = 5V		40	65	mΩ
R _{DSON_Q2}	High-side switching MOSFET on- resistance between PMID and SW (Q2)	V _{REGN} = 5V		50	82	mΩ
R _{DSON_Q3}	Low-side switching MOSFET on- resistance between SW and GND (Q3)	V _{REGN} = 5V		45	72	mΩ
BATTERY CHARG	ER					



7.5 Electrical Characteristics (continued)

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, L=2.2 μ H, T_J = -40°C to +125°C, and T_J = 25°C for typical values (unless otherwise noted)

values (unless oth	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		VSET pin floating, T _J = -40°C to +85°C	3.582	3.6	3.618	V
		VSET pin is grounded, T _J = -40°C to +85°C	4.03	4.05	4.07	V
V_{BATREG}	Charge voltage regulation	Connect VSET pin to $51k\Omega$ resistor, $T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	4.13	4.15	4.17	V
		Connect VSET pin to $10k\Omega$ resistor, $T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	4.179	4.2	4.221	V
		ICHG set at 1.72A with R _{ICHG} =23.2kΩ	1.55	1.72	1.89	Α
I _{CHG}	Charge current regulation	ICHG set at 1.0A with RICHG=40.2kΩ	0.9	1	1.1	Α
		ICHG set at 0.5A with R _{ICHG} =78.7kΩ	0.4	0.5	0.6	Α
		ICHG = 1.72A, 10% of ICHG, RICHG=23.2kΩ	138	172	206	mA
I _{TERM}	Termination current	ICHG = 1.0A, 10% of ICHG, RICHG=40.2kΩ	70	100	3.618 4.07 4.17 4.221 1.89 1.1 0.6	mA
		ICHG = 0.5A, ITERM =63mA RICHG=78.7kΩ	33	63	93	mA
		ICHG = 1.72A, 10% of ICHG, R_{ICHG} =23.2k Ω	115	172	225	mA
I _{PRECHG}	Precharge current	ICHG = 1.0A, 10% of ICHG, R_{ICHG} =40.2k Ω	50	100	150	mA
		ICHG = 0.5A, 10% of ICHG, R_{ICHG} =78.7k Ω	28	63	98	mA
$V_{BAT_PRECHG_RISE_L}$ FP	VBAT precharge rising threshold for LiFePO4	Trickle to precharge, V _{BATREG} = 3.6V	2.05	2.2	2.35	V
V _{BAT_PRECHG_FALL_L} FP	VBAT precharge rising threshold for LiFePO4	Precharge to trickle, V _{BATREG} = 3.6V	1.85	2	2.15	V
I _{BAT_TRICKLE_LFP}	Trickle charge current for LiFePO4	V _{BAT} < V _{BAT_PRECHG_FALL} , V _{BATREG} = 3.6V	25	35	46	mA
V _{BAT_SHORT_RISE_LF} P	VBAT short rising threshold for LiFePO4	Short to trickle, V _{BATREG} = 3.6V	1.1	1.2	1.3	V
V _{BAT_SHORT_RISE}	VBAT short rising threshold	Short to precharge, V _{BATREG} = 4.05V / 4.15V / 4.2V	2.05	2.2	2.35	V
V _{BAT_SHORT_FALL_LF} P	VBAT short falling threshold for LiFePO4	Trickle to short, V _{BATREG} = 3.6V	0.9	1	1.1	V
V _{BAT_SHORT_FALL}	VBAT short falling threshold	Precharge to short, V _{BATREG} = 4.05V / 4.15V / 4.2V	1.85	2	2.15	V
		0.5V < V _{BAT} < V _{BAT_SHORT_FALL} , T _J = 25°C		-1.5	1	uA
I _{BAT_SHORT}	Leakage current into battery	$0.5V < V_{BAT} < V_{BAT_SHORT_FALL}, T_J = -40^{\circ}C$ to +85 $^{\circ}C$		-1.5	5	uA
$V_{BAT_LOWV_RISE}$	Rising threshold	Precharge to fast charge	2.9	3	3.1	V
$V_{BAT_LOWV_FALL}$	Falling threshold	Fast charge to precharge	2.6	2.7	2.8	V
V _{RECHG_HYS}	Recharge hysteresis below V _{BATREG}	V _{BAT} falling	110	160	216	mV
INPUT VOLTAGE /	CURRENT REGULATION					
V _{INDPM_MIN}	Minimum input voltage regulation	V _{BAT} = 3.5V, measured at PMID pin	3.9	4.0	4.1	V
V _{INDPM}	Input voltage regulation	V _{BAT} = 4V, measured at PMID pin, V _{INDPM} = 1.085*V _{BAT} + 0.025V	4.27	4.37	4.47	V
I _{INDPM_3A}	Input current regulation		3	3.35	3.7	Α
BATTERY OVER-V	OLTAGE PROTECTION					
V _{BAT_OVP_RISE}	Battery overvoltage rising threshold	V _{BAT} rising, as percentage of V _{BATREG} (V _{BATREG} = 4.15V)			104	%
V _{BAT_OVP_RISE}	Battery overvoltage rising threshold	V _{BAT} rising, as percentage of V _{BATREG}	101.9	103.5	105	%
V _{BAT_OVP_FALL}	Battery overvoltage falling threshold	V _{BAT} falling, as percentage of V _{BATREG}	100.0	101.6	103.1	%
CONVERTER PRO	TECTION	-				



7.5 Electrical Characteristics (continued)

 V_{VBUS_UVLOZ} < V_{VBUS_OVP} and V_{VBUS_OVP} and V_{VBUS} > V_{BAT} + V_{SLEEP} , L=2.2 μ H, T_J = -40°C to +125°C, and T_J = 25°C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{BTST_REFRESH}	Bootstrap refresh comparator threshold	$(V_{BTST} - V_{SW})$ when LSFET refresh pulse is requested, $V_{BUS} = 5V$	2.7	3	3.3	V
I _{HSFET_OCP}	HSFET cycle by cycle over current limit threshold		5.2	6.2	6.7	Α
STAT INDICATION	N .					•
I _{STAT_SINK}	STAT pin sink current		6			mA
F _{BLINK}	STAT pin blink frequency			1		Hz
F _{BLINK_DUTY}	STAT pin blink duty cycle			50		%
THERMAL REGU	LATION AND THERMAL SHUTDOWN					
T _{REG}	Junction temperature regulation accuracy		111	120	133	°C
т	Thermal shutdown rising threshold	Temperature increasing		150		°C
T _{SHUT}	Thermal shutdown falling threshold	Temperature decreasing		125		°C
BUCK MODE OPI	ERATION					
F _{SW}	PWM switching frequency	SW node frequency	1.02	1.2	1.38	MHz
D _{MAX}	Maximum PWM Duty Cycle			97		%
REGN LDO						
V _{REGN_UVLO}	REGN UVLO	V _{VBUS} rising			3.85	V
V _{REGN}	REGN LDO output voltage	V _{VBUS} = 5V, I _{REGN} = 0 to 16mA	4.2		5	V
V_{REGN}	REGN LDO output voltage	V _{VBUS} = 12V, I _{REGN} = 16mA	4.5		5.4	V
ICHG SETTING	-					ı
V _{ICHG}	ICHG pin regulated voltage		993	998	1003	mV
R _{ICHG_SHORT_FALL}	Resistance to disable charge		1			kΩ
R _{ICHG_OPEN_RISE}	Minimum resistance to disable charge				565	kΩ
R _{ICHG}	Programmable resistance at ICHG		11.7		250	kΩ
R _{ICHG_MIN_SLE1}	Minimum programmable resistance at ICHG		11.7			kΩ
R _{ICHG_HIGH}	ICHG setting resistor threshold to clamp precharge and termination current to 63mA	R _{ICHG} > R _{ICHG_HIGH}	60	65	70	kΩ
		ICHG set at 1.72A with R_{ICHG} = 23.2k Ω , I_{CHG} = K_{ICHG} / R_{ICHG}	36000	40000	44000	ΑχΩ
K _{ICHG}	Charge current ratio	ICHG set at 1.0A with R_{ICHG} = 40.2k Ω , I_{CHG} = K_{ICHG} / R_{ICHG}	36000	40280	44000	ΑχΩ
		ICHG set at 0.5A with R _{ICHG} = 78.7kΩ, I _{CHG} = K_{ICHG} / R_{ICHG}	32000	40700	48000	ΑχΩ
COLD/HOT THER	MISTOR COMPARATOR					1
V _{T1} %	TCOLD (0°C) threshold, charge suspended if thermistor temperature is below T1	V _{TS} rising, as percentage to V _{REGN}	72.68	73.5	74.35	%
V _{T1} %	V _{TS} falling	As Percentage to V _{REGN}	70.68	71.5	72.33	%
V _{T3} %	THOT (45°C) threshold, charge suspended if thermistor temperature is above T_HOT	V_{TS} falling, as percentage to V_{REGN}	46.35	47.25	48.15	%
V _{T3} %	V _{TS} rising	As percentage to VREGN	47.35	48.25	49.15	%
-	HARACTERESTICS (POL, EN)	1				
V _{ILO}	Input low threshold	Falling			0.4	V

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



7.5 Electrical Characteristics (continued)

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, L = 2.2 \mu H, T_{J} = -40 ^{\circ} C \text{ to } +125 ^{\circ} C, \text{ and } T_{J} = 25 ^{\circ} C \text{ for typical values (unless otherwise noted)}$


	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V _{IH}	Input high threshold	Rising	1.3		V
I _{BIAS}	High-level leakage current at /EN pin	/EN pin is pulled up to 1.8 V		1	μΑ

7.6 Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
VBUS/BAT POWER UP						
t _{CHG_ON_EN}	Delay from enable at /EN pin to charger power on	/EN pin voltage rising		245		ms
t _{CHG_ON_VBUS}	Delay from VBUS to charge start	/EN pin is grounded, batttery present		275		ms
BATTERY CHARGER						
t _{SAFETY_FAST}	Charge safety timer	Fast charge safety timer 20 hours	15.0	20.0	24.0	hr
t _{SAFETY_PRE}	Charge safety timer	Precharge safety timer	1.5	2.0	2.5	hr



7.7 Typical Characteristics






8 Detailed Description

8.1 Overview

The BQ25308 is a highly integrated standalone switch-mode battery charger for single cell Li-lon and Li-polymer batteries with charge voltage and charge current programmable by an external resistor. It includes an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and bootstrap diode for the high-side gate drive as well as current sensing circuitry.



8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Device Power Up

The $\overline{\mathsf{EN}}$ pin enables or disables the device. When the device is disabled, the device draws minimum current from the VBUS pin. The device can be powered up from either VBUS or by enabling the device from the $\overline{\mathsf{EN}}$ pin.

8.3.1.1 Power-On-Reset (POR)

The $\overline{\text{EN}}$ pin can enable or disable the device. When the device is disabled, the device is in disable mode and it draws minimum current at VBUS. When the device is enabled, if VBUS rises above V_{VBUS_UVLOZ} , the device powers part of internal bias and comparators and starts Power on Reset (POR).

8.3.1.2 REGN Regulator Power Up

The internal bias circuits are powered from the input source. The REGN supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN also provides voltage rail to STAT LED indication. The REGN is enabled when all the below conditions are valid:

- Chip is enabled by EN pin
- V_{VBUS} above V_{VBUS} UVLOZ
- V_{VBUS} above V_{BAT} + V_{SLEEPZ}
- After sleep comparator deglitch time, VSET detection time, and REGN delay time

REGN remains on at fault conditions. REGN is powered by VBUS only and REGN is off when VBUS power is removed.

8.3.1.3 Charger Power Up

Following REGN power-up, if there is no fault conditions, the charger powers up with soft start. If there is any fault, the charger remains off until fault is cleared. Any of the fault conditions below gates charger power-up:

- V_{VBUS} > V_{VBUS} OVP
- Thermistor cold/hot fault on TS pin
- V_{BAT} > V_{BAT OVP}
- Safety timer fault
- ICHG pin is open or shorted to GND
- Die temperature is above TSHUT

8.3.1.4 Charger Enable and Disable by EN Pin

With the POL pin floating, the charger can be enabled with $\overline{\text{EN}}$ pin pulled low (or floating) or disabled by $\overline{\text{EN}}$ pin pulled high. The charger is in disable mode when disabled.

8.3.1.5 Device Unplugged From Input Source

When V_{BUS} is removed from an adaptor, the device stays in HiZ mode and the leakage current from the battery to the BAT pin and SW pin is less than $I_{QBAT\ HIZ}$.

8.3.2 Battery Charging Management

The BQ25308 charges a 1-cell Li-Ion battery with up to 3.0-A charge current for high a capacity battery from 4.1-V to 17-V input voltage. A new charge cycle starts when the charger power-up conditions are met. The charge voltage is set by an external resistor connected at the VSET pin and charge current are set by external resistors at the ICHG pin. The charger terminates the charging cycle when the charging current is below the termination threshold I_{TERM} and charge voltage is above the recharge threshold(V_{BATREG} - V_{RECHG_HYS}), and device is not in IINDPM or thermal regulation. When a fully charged battery's voltage is discharged below the recharge threshold, the device automatically starts a new charging cycle with safety timer reset. To initiate a recharge cycle, the conditions of charger power-up must be met. The STAT pin output indicates the charging status of charging (LOW), charging complete or charge disabled (HIGH), or charging faults (BLINKING).

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: BQ25308



8.3.2.1 Battery Charging Profile

The device charges the battery in three phases: preconditioning, constant current, constant voltage. The device charges the battery based on charge voltage set by the VSET pin and charge current set by the ICHG pin as well as actual battery voltage. The battery charging profile is shown in Figure 8-1.

Table 8-1. Charging Current Setting

MODE	BATTERY VOLTAGE V _{BAT}	CHARGE CURRENT	TYPICAL VALUE
Battery Short	V _{BAT} < V _{BAT_SHORT}	Charge Inhibited	-1.5uA
Precharge	V _{BAT_SHORT} < V _{BAT} < V _{BAT_LOWV}	I _{PRECHG}	10% of I _{CHG} (I _{PRE} > 63mA)
Fast Charge	V _{BAT_LOWV} < V _{BAT}	I _{CHG}	Set by ICHG resistor




Figure 8-1. Battery Charging Profile

8.3.2.2 Battery Charging Profile for LiFePO4

When V_{BATREG} is set to 3.6V (for LiFePO4 batteries), the device charges the battery in four phases: trickle charge, preconditioning, constant current, constant voltage. The device charges the battery based on charge voltage set by the VSET pin and charge current set by the ICHG pin as well as actual battery voltage. Refer to Figure 8-2 for the battery charging profile when $V_{BATREG} = 3.6 V$.

Table 8-2. Charging Current Setting for V_{BATREG} = 3.6V

MODE	BATTERY VOLTAGE V _{BAT}	CHARGE CURRENT	TYPICAL VALUE
Battery Short	V _{BAT} < V _{BAT_SHORT}	Charge Inhibited	-1.5uA
Trickle Charge	V _{BAT_SHORT} < V _{BAT} < V _{BAT_TRICKLE}	I _{BAT_TRICKLE}	35 mA
Precharge	V _{BAT_TRICKLE} < V _{BAT} < V _{BAT_LOWV}	I _{PRECHG}	10% of I _{CHG} (I _{PRE} > 63mA)
Fast Charge	$V_{BAT_LOWV} < V_{BAT}$	I _{CHG}	Set by ICHG resistor






Figure 8-2. Battery Charging Profile for V_{BATREG} = 3.6V

8.3.2.3 Precharge

The device charges the battery at 10% of set fast charge current in precharge mode. When R_{ICHG_HIGH} , the precharge current is clamped at 63mA.

8.3.2.4 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold and the charge current is below termination current. After a charging cycle is completed, the converter stops swicthing, charge is terminated and the system load is powered from battery. Termination is temporarily disabled when the charger device is in input current regulation or thermal regulation mode and the charging safety timer is counted at half the clock rate. The charge termination current is 10% of set fast charge current if $R_{ICHG} < R_{ICHG_HIGH}$. The termination current is clamped at 63mA if $R_{ICHG} > R_{ICHG_HIGH}$.

8.3.2.5 Battery Recharge

A charge cycle is completed when battery is fully charged with charge terminated. If the battery voltage decreases below the recharge threshold (V_{BATREG} - V_{RECHG_HYS}), the charger is enabled with safety timer reset and enabled.

8.3.2.6 Charging Safety Timer

The device has a built-in safety timer to prevent an extended charging cycle due to abnormal battery conditions. The safety timer is 20 hours when the battery voltage is above V_{BAT_LOWV} threshold and 2 hours when below V_{BAT_LOWV} threshold. When the safety timer expires, charge is suspended until the safety timer is reset. The safety timer is reset and charge starts under one of the following conditions:

- · Battery voltage falls below recharge threshold
- VBUS voltage is recycled
- EN pin is toggled
- Battery voltage transits across V_{BAT_SHORT} threshold
- Battery voltage transits across V_{BAT LOWV} threshold

If the safety timer expires and the battery voltage is above the recharge threshold, the charger is suspended and the STAT pin is open. If the safety timer expires and the battery voltage is below the recharge threshold, the charger is suspended and the STAT pin blinks to indicate a fault. The safety timer fault is cleared with safety timer reset.

During input current regulation, thermal regulation, the safety timer counts at half the original clock frequency and the safety timer is doubled. During TS fault, V_{BUS_OVP}, V_{BAT_OVP}, ICHG pin open and short, and IC thermal shutdown faults, the safety timer is suspended. Once the fault(s) is clear, the safety timer resumes to count.

8.3.2.7 Thermistor Temperature Monitoring

The charger device provides a single thermistor input TS pin for battery temperature monitor. RT1 and RT2 program the cold temperature T1 and hot temperature T3. In the equations, $R_{NTC,T1}$ is the NTC thermistor resistance value at temperature T1 and $R_{NTC,T3}$ is the NTC thermistor resistance values at temperature T3. Select 0°C to 45°C for the battery charge temperature range, then NTC thermistor 103AT-2 resistance $R_{NTC,T1}$ = 27.28 k Ω (at 0°C) and $R_{NTC,T3}$ = 4.91 k Ω (at 45°C), from Equation 1 and Equation 2, RT1 and RT2 are derived as:

- RT1 = $4.53 \text{ k}\Omega$
- RT2 = 22.6 k Ω




Figure 8-3. Battery Temperature Sensing Circuit

$$RT2 = \frac{R_{NTC,T1} \times R_{NTC,T3} \times \left(\frac{1}{V_{T3}\%} - \frac{1}{V_{T1}\%}\right)}{R_{NTC,T1} \times \left(\frac{1}{V_{T1}\%} - 1\right) - R_{NTC,T3} \times \left(\frac{1}{V_{T3}\%} - 1\right)}$$
(1)

$$RT1 = \frac{\frac{1}{V_{T1}\%} - 1}{\frac{1}{R_{T2}} + \frac{1}{R_{NTC,T1}}}$$
 (2)

8.3.3 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive a LED that is pulled up to REGN rail through a current limit resistor.

Table 8-3. STAT Pin State

CHARGING STATE	STAT INDICATOR
Charging in progress (including recharge)	LOW
Charging complete	HIGH
HiZ mode, sleep mode, charge disable	HIGH
Safety timer expiration with battery voltage above recharge threshold	HIGH



Table 8-3. STAT Pin State (continued)

	CHARGING STATE	STAT INDICATOR
Cha	arge faults:	
1.	VBUS input over voltage	
2.	TS cold/hot faults	
3.	Battery over voltage	BLINKING at 1 Hz
4.	IC thermal shutdown	with 50% duty cycle
5.	Safety timer expiration with battery voltage below recharge threshold	
6.	ICHG pin open or short	

8.3.4 Protections

8.3.4.1 Voltage and Current Monitoring

The device closely monitors input voltage and input current for safe operation.

8.3.4.1.1 Input Over-Voltage Protection

This device integrates the functionality of an input over-voltage protection (OVP). The input OVP threshold is $V_{VBUS_OVP_RISE}$. During an input over-voltage event, the converter stops switching and safety timer stops counting as well. The converter resumes switching and the safety timer resumes counting once the VBUS voltage drops back below ($V_{VBUS_OVP_RISE}$ - $V_{VBUS_OVP_HYS}$). The REGN LDO remains on during an input over-voltage event. The STAT pin blinks during an input OVP event.

8.3.4.1.2 Input Voltage Dynamic Power Management (VINDPM)

When the input current of the device exceeds the current capability of the power supply, the charger device regulates PMID voltage by reducing charge current to avoid crashing the input power supply. VINDPM dynamically tracks the battery voltage. The actual VINDPM is the higher of V_{INDPM_MIN} and (1.085*VBAT + 25mV).

8.3.4.1.3 Input Current Limit

The device has built-in input current limit. When the input current is over the threshold I_{INDPM}, the converter duty cycle is reduced to reduce input current.

8.3.4.1.4 Cycle-by-Cycle Current Limit

High-side (HS) FET current is cycle-by-cycle limited. Once the HSFET peak current hits the limit I_{HSFET_OCP}, the HSFET shuts down until the current is reduced below a threshold.

8.3.4.2 Thermal Regulation and Thermal Shutdown

The device monitors the junction temperature T_J to avoid overheating the chip and limit the device surface temperature. When the internal junction temperature exceeds thermal regulation limit T_{REG} , the device lowers down the charge current. During thermal regulation, the average charging current is usually below the programmed battery charging current. Therefore, termination is disabled and the safety timer runs at half the clock rate.

Additionally, the device has thermal shutdown built in to turn off the charger when device junction temperature exceeds T_{SHUT} rising threshold. The charger is reenabled when the junction temperature is below T_{SHUT} falling threshold. During thermal shutdown, the safety timer stops counting and it resumes when the temperature drops below the threshold.

8.3.4.3 Battery Protection

8.3.4.3.1 Battery Over-Voltage Protection (V_{BAT OVP})

The battery voltage is clamped at above the battery regulation voltage. When the battery voltage is over $V_{BAT_OVP_RISE}$, the converter stops switching until the battery voltage is below the falling threshold. During a battery over-voltage event, the safety timer stops counting and the STAT pin reports the fault and it resumes



once the battery voltage falls below the falling threshold. A 7-mA pull-down current is on the BAT pin once BAT OVP is triggered. BAT OVP may be triggered in charging mode, termination mode, and fault mode.

8.3.4.3.2 Dead Battery Charge Inhibit

When VBAT is below V_{BAT_SHORT} , charging is inhibited. This prevents charging a dangerously discharged battery, which can be useful for applications that do not include a battery protector.

8.3.4.4 ICHG Pin Open and Short Protection

To protect against when the ICHG pin is short or open, the charger immediately shuts off once the ICHG pin is open or short to GND and the STAT pin blinks to report the fault. At powerup, if the ICHG pin is detected open or short to GND, the charge does not power up until the fault is clear.

8.4 Device Functional Modes

8.4.1 Disable Mode, HiZ Mode, Sleep Mode, Charge Mode, Termination Mode, and Fault Mode

The device operates in different modes depending on VBUS voltage, battery voltage, and $\overline{\text{EN}}$ pin, POL pin, and ICHG pin connection. The functional modes are listed in the following table.

Table 8-4. Device Functional Modes

NS REGN LDO CHARGE

MODE	CONDITIONS	REGN LDO	CHARGE ENABLED	STAT PIN
Disable Mode	Device is disabled, POL floating or pulled high, and EN pulled high	OFF	NO	OPEN
Disable Mode	Device is disabled, POL pulled low, EN pulled low or floating		NO	OPEN
HiZ Mode	Device is enabled and V _{VBUS} < V _{VBUS_UVLOZ}	OFF	NO	OPEN
Sleep Mode	Device is enabled and V _{VBUS} > V _{VBUS_UVLOZ} and V _{VBUS} < V _{BAT} + V _{SLEEPZ}	OFF	NO	OPEN
Charge Mode	Device is enabled, V _{VBUS} > V _{VBUS_LOWV} and V _{VBUS} > V _{BAT} + V _{SLEEPZ} , no faults, charge is not terminated	ON	YES	SHORT to GND
Charge Termination Mode	V _{VBUS} > V _{VBUS_LOWV} and V _{VBUS} > V _{BAT} + V _{SLEEPZ} and device is enabled, no faults, charge is terminated	ON	NO	OPEN
Fault Mode	V _{BUS_OVP} , TS cold/hot, V _{BAT_OVP} , IC thermal shutdown, safety timer fault, ICHG pin open or short	ON	NO	BLINKING



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

A typical application consists of a single cell battery charger for Li-Ion and Li-polymer and LiFePO4 batteries used in a wide range of portable devices and accessories. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), and low-side switching FET (LSFET, Q3). The Buck converter output is connected to the battery directly to charge the battery and power system loads. The device also integrates a bootstrap diode for high-side gate drive.

9.2 Typical Applications

The typical applications in this section include a standalone charger without power path and a standalone charger with external power path.

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: BQ25308



9.2.1 Typical Application

The typical application in this section includes a standalone charger without power path.




Figure 9-1. Typical Application Diagram

9.2.1.1 Design Requirements

Table 9-1. Design Requirements

PARAMETER	VALUE			
Input Voltage	4.1V to 17V			
Input Current	3.0A			
Fast Charge Current	3.0A			
Battery Regulation Voltage	3.6/4.05V/4.15V/4.2V			

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Charge Voltage Settings

Battery charge voltage is set by a resistor connected at the VSET pin. When the REGN LDO startup conditions are met, and before the REGN LDO powers up, the internal VSET detection circuit is enabled to detect VSET pin



resistance and set battery charge voltage accordingly. The VSET detection circuit is disabled after detection is complete and changing resistance values on the fly does not change the battery charge voltage. VSET detection is reenabled once the REGN LDO is recycled.

9.2.1.2.2 Charge Current Setting

The charger current is set by the resistor value at the ICHG pin according to the equation below:

$$I_{CHG}(A) = K_{ICHG}(A \cdot \Omega) / R_{ICHG}(\Omega)$$

 K_{ICHG} is a coefficient that is listed in the Electrical Characteristics table and R_{ICHG} is the value of the resistor at the ICHG pin to GND. K_{ICHG} is typically 40,000 (A· Ω) and it is slightly shifted up at lower charge current setting. The K_{ICHG} vs ICHG typical characteresitc curve is shown in Figure 7-3.

9.2.1.2.3 Inductor Selection

The 1.2-MHz switching frequency allows the use of small inductor and capacitor values. The inductance value is selected based on the maximum input voltage V_{VBUS_MAX} in the application. A 1- μ H inductor is recommended if $V_{VBUS_MAX} < 6.2V$ and a 2.2- μ H inductor is recommended if $V_{VBUS_MAX} > 6.2V$. Inductor saturation current I_{SAT} should be higher than the charging current I_{CHG} plus half the ripple current I_{RIPPLE} :

$$I_{SAT} \ge I_{CHG} + (1/2) I_{RIPPLE} \tag{3}$$

The inductor ripple current I_{RIPPLE} depends on the input voltage (V_{VBUS}) , the duty cycle $(D = V_{BAT}/V_{VBUS})$, the switching frequency (f_S) , and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(4)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5.

9.2.1.2.4 Input Capacitor

Design input capacitance to provide enough ripple current rating to absorb the input switching ripple current. Worst case RMS ripple current is half of the charging current when the duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I_{Cin} occurs where the duty cycle is closest to 50% and can be estimated using Equation 5.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(5)

A low ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET. The voltage rating of the capacitor must be higher than the normal input voltage level. A rating of 25-V or higher capacitor is preferred for 15-V input voltage.

9.2.1.2.5 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. The equation below shows the output capacitor RMS current I_{COUT} calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(6)

The output capacitor voltage ripple can be calculated as follows:


$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(7)

Copyright © 2024 Texas Instruments Incorporated




At certain input and output voltages and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

9.2.1.3 Application Curves









9.2.2 Typical Application with External Power Path

In the case where a system needs to be immediately powered up from VBUS when the battery is overdischarged or dead, the application circuit shown in Figure 9-7 can be used to provide a power path from VBUS/PMID to VSYS. PFET Q4 is an external PFET that turns on to supply VSYS from the battery when VBUS is removed; PFET Q4 turns off when VBUS is plugged in and VSYS is supplied from VBUS/PMID.




Figure 9-7. Typical Application Diagram with Power Path

9.2.2.1 Design Requirements

For design requirements, see Section 9.2.1.1.

9.2.2.2 Detailed Design Procedure

For detailed design procedure, see Section 9.2.1.2.

9.2.2.3 Application Curves

For application curves, see Section 9.2.1.3.



10 Power Supply Recommendations

In order to provide an output voltage on the BAT pin, the device requires a power supply between 4.1 V and 17 V Li-lon battery with positive terminal connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter to provide maximum output power to BAT or the system connected to the BAT pin.

Copyright © 2024 Texas Instruments Incorporated



11 Layout

11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see Figure 11-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

- Place input capacitor as close as possible to PMID pin and use shortest thick copper trace to connect input capacitor to PMID pin and GND plane.
- It is critical that the exposed thermal pad on the backside of the device be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers. Connect the GND pins to thermal pad on the top layer.
- Put output capacitor near to the inductor output terminal and the charger device. Ground connections need to be tied to the IC ground with a short copper trace or GND plane
- Place inductor input terminal to SW pin as close as possible and limit SW node copper area to lower
 electrical and magnetic field radiation. Do not use multiple layers in parallel for this connection. Minimize
 parasitic capacitance from this area to any other trace or plane.
- Route analog ground separately from power ground if possible. Connect analog ground and power ground together using thermal pad as the single ground connection point under the charger device. It is acceptable to connect all grounds to a single ground plane if multiple ground planes are not available.
- Decoupling capacitors should be placed next to the device pins and make trace connection as short as possible.
- For high input voltage and high charge current applications, sufficient copper area on GND should be budgeted to dissipate heat from power losses.
- Ensure that the number and sizes of vias allow enough copper for a given current path




Figure 11-1. High Frequency Current Path

11.2 Layout Example

The device pinout and component count are optimized for a 2-layer PCB design. The 2-layer PCB layout example is shown in Figure 11-2.

Copyright © 2024 Texas Instruments Incorporated






Figure 11-2. Layout Example



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
April 2024	*	Initial Release



14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Deadwat Falden Links, BO050

Copyright © 2024 Texas Instruments Incorporated

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated