# Wien-bridge oscillator


Student: Hong-Shuo Chen

Student ID: 0410001

Design the **Wien-bridge oscillator** (determine all Cs and Rs) to offer an oscillating frequency as close as possible to **10 kHz**, and use Hspice to verify the results. Use a non-perfect op dsigned by ourselves.

# Design

### A Wien-bridge oscillator without amplitude stablization



$$wo = 1/CR$$
$$R2/R1 = 2$$

In ideal

Select R1 = 10k

R2 = 20k

Select  $\mathbf{R} = \mathbf{1}\mathbf{k}$ 


2pi \* 1k = 1/(10k \* C)

C = 1/(2pi \* 1k \* 10k)

C = 15.9nF

#### **Result and Discussion**


R1/R2 = 2.08




```
***** Main Circuit *****
R1 Vinn gnd 10k
R2 Vinn vo 20.8k
**** Analysis ****
.op
.tran 10ns 10ms UIC
.probe tran v(vo)
```

When the loop gain is less than unity, the oscillations can not start.

#### R1/R2 = 2.09







```
**** Main Circuit ****
R1 Vinn gnd 10k
R2 Vinn vo 20.9k
**** Analysis ****
.op
.tran 10ns 10ms UIC
.probe tran v(vo)
```

When the loop gain is greater than unity, the oscillations start.

Because the amplifier is not ideal, loop gain is slightly greater than unity, and it also causes the frequency slightly less than 10kHz.

R1/R2 = 2.3





```
**** Main Circuit ****

R1 Vinn gnd 10k

R2 Vinn vo 23k

**** Analysis ****
.op
.tran 10ns 10ms UIC
.probe tran v(vo)
```


As the loop gain increases, the circuits start oscillate earlier. However, the trade-off is that the frequency will decrease, and the wave form will be distored. The amplitude of negative part sine wave will be greater than the amplitude of postive part the sine wave.


## Conclusion

Ater some adjustion

I select R1/R2 = 2.1, which the distortion is not so large, and then adjust the C to let the frequency is equal to 10kHz.

C = 15.1nF





```
***** Wien-bridge oscillator *****
***** Model/Lib *****
.lib 'cic018.1' TT
***** Options *****
.option post accurate method=gear
.option probe
.temp 27
.global Vdd Vss gnd
***** Source *****
Vdd
              Vdd
                             gnd
                                            DC=1.8
Vss
                                            DC=-1.8
              Vss
                             gnd
Iref
                             Vss
                                            20uA
**** Main Circuit ****
*M
      D
              G
                      S
                             В
Μ1
       3
              Vinn
                      1
                             Vdd p_18 l=1u w=25u m=1
Μ2
       2
              Vinp
                      1
                            Vdd p_18 l=1u w=25u m=1
М3
       3
              3
                            Vss n_18 l=1u w=10u m=1
                     Vss
                            Vss n_18 l=1u w=10u m=1
Μ4
       2
             3
                     Vss
М5
       1
                     Vdd
                            Vdd p_18 l=1u w=50u m=1
                             Vss n_18 l=1u w=50u m=1
М6
       vo
              2
                      Vss
                             Vdd p_18 l=1u w=25u m=5
              4
                      Vdd
Μ7
       vo
                             Vdd p_18 l=1u w=5u m=1
М8
       4
              4
                      Vdd
Сc
       2
              vo
                      1.8p
              gnd
*C1
       VO
                      4p
R1
       Vinn
              gnd
                      10k
R2
       Vinn
              vo
                      21k
       Vinp
Cs
              5
                      15.1n
Rs
       5
                      1k
              vo
                      15.1n
Ср
       Vinp
               gnd
       Vinp
              gnd
                      1k
**** Analysis ****
```

- .op
- .tran 10ns 10ms UIC
- .probe tran v(vo)

.end