

# Low-Power Analog Integrated Circuits for Wireless ECG Acquisition Systems

Tsung-Heng Tsai, *Member, IEEE*, Jia-Hua Hong, Liang-Hung Wang, and Shuenn-Yuh Lee, *Member, IEEE*

**Abstract**—This paper presents low-power analog ICs for wireless ECG acquisition systems. Considering the power-efficient communication in the body sensor network, the required low-power analog ICs are developed for a healthcare system through miniaturization and system integration. To acquire the ECG signal, a low-power analog front-end system, including an ECG signal acquisition board, an on-chip low-pass filter, and an on-chip successive-approximation analog-to-digital converter for portable ECG detection devices is presented. A quadrature CMOS voltage-controlled oscillator and a 2.4 GHz direct-conversion transmitter with a power amplifier and upconversion mixer are also developed to transmit the ECG signal through wireless communication. In the receiver, a 2.4 GHz fully integrated CMOS RF front end with a low-noise amplifier, differential power splitter, and quadrature mixer based on current-reused folded architecture is proposed. The circuits have been implemented to meet the specifications of the IEEE 802.15.4 2.4 GHz standard. The low-power ICs of the wireless ECG acquisition systems have been fabricated using a 0.18  $\mu\text{m}$  Taiwan Semiconductor Manufacturing Company (TSMC) CMOS standard process. The measured results on the human body reveal that ECG signals can be acquired effectively by the proposed low-power analog front-end ICs.

**Index Terms**—Analog filter, analog front-end ICs, analog-to-digital converter (ADC), ECG signal acquisition, low noise amplifier (LNA), low-power circuits, power amplifier (PA), power splitter, quadrature mixer, quadrature voltage-controlled oscillator (QVCO).

## I. INTRODUCTION

HEALTHCARE monitoring using low-power RF transmitter technology is expected to gain more popularity in the field of homecare because of its great potential as a low-cost medical service offering high patient safety. Rapid economic and industrial development results in increased intensity in daily life, which has negative effects on people, including nervousness, anxiety, and disturbance. These emotions, along with changes in lifestyle, have made chronic cardiovascular (CV) diseases the leading adult illnesses in place of infectious diseases. The ergonomics industry has recently invested in the development of information technology engineering to improve patient safety, enhance nursing efficiency, and decrease healthcare expenses.

Manuscript received October 7, 2011; revised January 21, 2012; accepted February 2, 2012. Date of publication February 24, 2012; date of current version September 20, 2012. This work was supported by the Chip Implementation Center, National Science Council, Taiwan, under Grant 100-EC-17-A-01-S1-040, Grant NSC100-2220-E-194-002, Grant NSC100-2220-E-194-003, and Grant NSC100-2628-E-194-003.

The authors are with the Department of Electrical Engineering, National Chung Cheng University, Chia-Yi 62102, Taiwan (e-mail: ieetht@ccu.edu.tw; ieesy1@ccu.edu.tw).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TITB.2012.2188412

Body sensor network (BSN) technology can transfer the task of healthcare monitoring from the clinic to the healthcare center for long-term attention. According to the BSN, home telecare monitoring allows patients to examine themselves using biosignal acquisition nodes (BANs) [1], [2]. The reader can collect the biosignal on a bioinformation node (BIN) and subsequently submit personal data to the healthcare center through the local sensor network. Intelligent healthcare systems [2] can also be applied in monitoring CV disease through wireless communication. For long-term and portable monitoring, the requirements for low power and miniaturization should be met. Therefore, a system-on-a-chip (SOC) with very large-scale integration technology should be employed in the circuit implementation.

The IEEE 802.15.4 specification for low-rate wireless personal area networks with high density of nodes and simple protocol [3] has been adopted for low-power and low-cost applications. The ZigBee standard supports three operating bands, namely, the 868 MHz band for Europe, the 915 MHz band for the U.S., and the 2.4 GHz band for the rest of the world. The operation band of the proposed RF transmitter circuit is operated in an unlicensed 2.4 GHz industrial science medical band. A scheme of digitized modulation is the offset-quadrature phase-shift keying with a 250 kbps data rate supported by 2.4 GHz with 2 MHz chip rate, generating a transmittance spectrum with a 2 MHz bandwidth.

This paper focuses on the IC design of the wireless ECG transceiver, including a high-linear power amplifier (PA), two upconversion mixers, a quadrature voltage-controlled oscillator (QVCO), an RF front end in the receiver, and an ECG acquisition system with a low-pass filter (LPF) and an analog-to-digital converter (ADC). The remainder of the paper is organized as follows. Section II introduces a healthcare monitoring system. Section III describes the circuit implementation of the wireless ECG acquisition system. Section IV discusses the measurement results, and Section V presents the conclusion.

## II. HEALTHCARE MONITORING SYSTEM

The aging population gives rise to chronic diseases and numerous negative sentiments in daily life. At present, the adage stating that prevention should be valued over cure is important and should be considered along with the concept of self-examination. In recent years, the home telecare system (HTS) has been employed for personalized examination. Furthermore, the transmission of biosignal data between an individual and a medical center over the Internet or through wireless communication systems [4]–[6] is expected to play a more prominent role in HTS. An interactive intelligent healthcare and monitoring system (IIHMS) is required to enhance the portability and






Fig. 3. (a) Active circuit realization of the fifth-order Butterworth filter. (b) Fully differential operational transconductance amplifier (OTA).

responsible for the transmission of the ECG signal, such that collision can be avoided [8].

### III. ANALOG FRONT-END CIRCUITS

Medical diagnostic instruments can be manufactured as portable devices for home care, such as the diagnosis of heart disease. These assistive devices are not only used to monitor patients, but are also beneficial as handy and convenient medical instruments. Hence, to improve both portability and durability, designers should reduce the power consumption of assistive devices to the greatest extent possible so as to extend their battery life. In this paper, low-power IC design techniques are adopted to implement two chips under the  $0.18\ \mu\text{m}$  TSMC CMOS process because the total power of the ECG acquisition board (see Fig. 2) will be dominated by the high-order LPF and ADC integrated by off-chip components. The low-power miniature ECG acquisition system is realizable and can be integrated into wearable devices for ECG signal acquisition.

A large number of studies have been devoted to the development of wireless biomedical devices. Fig. 2 shows that almost every aspect of human health can be monitored or regulated using an ECG acquisition board. Moreover, healthcare monitoring using RF identification (RFID) technology or RF front-end circuits (ZigBee) is predicted to be the next stage in homecare because of its great potential as a low-cost and high patient safety medical service [11], [12]. In this paper, an RF transceiver (see Fig. 2) for a ZigBee system with low-power characteristics is implemented to transfer the task of healthcare monitoring from the human body to a wearable device for long-term attention.

#### A. ECG Acquisition Board

Human-body signals are too complex to be directly fed into on-chip analog circuits, including an LPF and an SAADC. Hence, the Wilson circuit on board is used to transfer human-body signals to six leads. Aside from the Wilson circuit, other elements, including an instrumentation amplifier, an isolator, a high-pass filter, and a 60 Hz notch filter on the acquisition board, are required to capture the ECG signal. The details have been presented in our previous studies [8], [13], and the on-chip circuits are summarized as follows.

1) *Anti-Aliasing Operational Transconductance Amplifier-Capacitor (OTA-C) Filter*: Compared with the switched-capacitor filter, continuous-time operational transconductance amplifier (OTA) based filters are preferred in LF applications because of the absence of leakage. In OTA-based filters, the internal transistors can be operated in the subthreshold region to save power and to achieve ultralow transconductance (a  $G_m$  of the order of a few nanoamperes per volt to save the capacitive area) [14]. A fifth-order Butterworth filter [9] with a passband frequency of 250 Hz, a stopband frequency of 750 Hz, and a transition-band attenuation of 40 dB is adopted to enable the OTA-C filter to precisely capture the ECG signal. Fig. 3(a) shows the realizations of the fifth-order OTA-C filter with common-mode feedback circuits [15]. The overall circuit comprises two gyrators (A and B) that implement the equivalent inductors and five capacitors ( $C_1$ – $C_5$ ) to differentiate this filter from the ladder type. Five common-mode feedback circuits are shared by the 11 OTAs of the filter to achieve longer battery life. The common-mode feedback circuits provide sensing for the common output voltages on nodes a–e to control the bias voltage  $v_{fb}$  of the OTA, as shown in Fig. 3(b). Moreover, a fine-tuning mechanism for transconductance is added to the OTA circuit, depicted as  $v_{tune}$  in Fig. 3(b), to overcome the process variation.

2) *Low-Power SAADC*: For the required performance of ECG signals with an amplitude between  $100\ \mu\text{V}$  and  $4\ \text{mV}$  [9], the resolution of the ADC with an analog filter used in the current ECG signal processing system usually has to be between 6 to 8 bits only. In this paper, a low-power SAADC with 8-bit resolution and 10 KHz sampling frequency is designed [16]. Fig. 4(a) illustrates the basic architecture of an SAADC. The converter comprises a sample/hold (S/H) circuit, a comparator, a successive approximation register (SAR) controller, and an 8-bit digital-to-analog converter (DAC). Using a binary searching algorithm, the input sample voltage can be successively approximated by the DAC output voltage. For an  $N$ -bit SAADC,  $N$  cycles are required to convert the analog signals into digital codes. The DAC dominates the accuracy and the speed of the SAADC. A low-power, opamp-free, capacitor-based DAC with an 80 kHz sampling rate is implemented to conform to the system specifications [see Fig. 4(b)]. A passive S/H circuit, such as that illustrated in Fig. 4(c), is adopted to






Fig. 4. (a) Block diagram of a successive approximation ADC. (b) Architecture of an 8-bit capacitor-based DAC. (c) Passive S/H circuit with dummy switch. (d) Comparator circuit. (e)  $N$ -bit SAR controller based on the nonredundant structure.

further decrease the power consumption of the SAADC [16]. The circuit only comprises the  $n$ -type MOS (NMOS) switch  $S_1$  and the sampling capacitor  $C_H$ . A dummy switch  $S_2$  is adopted to mitigate the problem of the charge injection and the clock feedthrough, as well as to compensate for the charge error.

Moreover, for the reason that the comparator's operational speed is at an LF, the flicker noise will dominate the input-referred noise. Hence, a low bias current with large channel width is suitable to decrease power consumption. In this paper, a bias current with only 400 nA is adopted to allow the comparator to be operated in the subthreshold region under the 8-bit and 10 kHz requirement [see Fig. 4(d)]. For an  $N$ -bit SAR, two sets of registers are required in the binary search algorithm. One is used for storing the conversion results, and the other is used for estimating the results. A nonredundant structure, as illustrated in Fig. 4(e), is adopted to reduce the usage of the registers and further reduce the power consumption.

### B. Proposed RF Front End of Transmitter

To improve power efficiency and enhance battery life, two techniques are used to implement the low-power RF transmitter. First, an upmixer with a double-balance structure and a multitanh doublet technique is adopted to overcome linearity, and the diode linearizer technique is employed in the PA to extend gain compression. Second, the QVCO employs subharmonic and injection-locked (SHIL) techniques to generate the quadrature output. This technique also uses frequency-doubling differential pairs instead of the traditional transformer-coupling

mechanism to reduce the chip area. The advantages of the proposed SHIL-QVCO [17] are lower phase noise and minimal power consumption.

1) *RF Transmitter*: Fig. 5 shows the RF transmitters with the double-balance upconversion mixer and PA. The circuit of the transmitter has three parts, namely, a quadrature upconversion mixer, a differential to single-ended converter (DSC), and a two-stage PA. The upconversion mixer directly converts each base-band signal to a 2.4 GHz RF signal and delivers the differential signal to the PA through a DSC. Two techniques are employed in the proposed upconversion mixer. First, a basic multitanh doublet circuit [18] is used to improve linearity. Second, the stack of transistors ( $M_5$ – $M_8$ ) up toward the doublet, as shown in Fig. 5(a), increases the transconductance without increasing power consumption [19]. Moreover, the proposed upconversion mixer has several advantages, such as increasing the isolation from RF and local-oscillator (LO) ports to IF ports, reducing the second-order harmonic distortion, and lowering the LO output power requirement.

The DSC is the active RF balun that connects the balance output of the mixer and single-ended input of the PA. The differential pair with an active current mirror is adopted to implement this DSC structure, as shown in Fig. 5(b). A two-stage common-source amplifier in the PA provides the high conversion gain. Moreover, two cascode structures are individually employed in two stages to improve isolation and stability. The diode linearizer can satisfactorily enhance the gain compression of the PA because of its simplicity and because it does not require additional current power [20]. Moreover, as the input power is increased to extend the dynamic range of the PA, the diode




Fig. 5. (a) Quadrature up-mixer. (b) PA with DSC converter.




Fig. 6. Proposed subharmonic and injection-locked QVCO [16].

linearizer immediately shares an ac current to avoid saturation of the amplifier.

2) *Quadrature VCO*: A QVCO is indispensable in the development of a fully integrated transmitter architecture to provide quadrature input signals ( $0^\circ$ ,  $90^\circ$ ,  $180^\circ$ , and  $270^\circ$ ) for I/Q modulation or demodulation. Fig. 6 shows the structure of the SHIL-QVCO [17]. Compared with a conventional cross-coupling QVCO with eight current paths [21], the proposed QVCO [17] is complementary to both the NMOS and P-type MOS (PMOS) cross-coupled pairs transistors [22], with a current-reuse technique that saves half the amount of the dc current. Furthermore, the current reuse circuit under the push-pull operation possesses positive and negative enhanced gains needed to improve circuit linearity. Moreover, a frequency-doubling structure is used instead of the traditional transformer-feedback VCOs to reduce chip size and provide quadrature signals.

### C. Proposed Current-Reused Folded RF Front End of Receiver

CMOS process technology is beneficial for the SOC. The direct conversion technique is popular because it does not require an off-chip surface acoustic wave filter to solve image

problems. In addition, the architecture uses fewer components compared with a superheterodyne structure. Thus, the direct conversion architecture is suitable for low-power, low-cost, and high-integration applications. However, a major disadvantage of the direct-conversion receiver is its susceptibility to dynamic dc offsets resulting from the second-order nonlinearity of the mixer [23]. To mitigate this drawback, the low-IF architecture shown in Fig. 2 can be adopted. The low-IF technique shows better frequency isolation characteristics because of the small frequency offset between LO and RF frequencies. Therefore, this technique does not exhibit either a severe dc offset or an LO reradiation [24].

Fig. 7 shows the proposed current-reused folded RF front-end circuits with the merged low-noise amplifier (LNA), differential power splitter (DPS), and quadrature mixer for low-IF architecture. The configuration consists of stacked single-ended LNA and DPS with current-reused and separated quadrature LO switching stages. The DPS not only provides a conversion gain, but also acts as a single-ended-to-differential converter. In the proposed structure, the stage of the passive quadrature mixer can be operated at a lower dc current compared with the stage of DPS because of the folded structure. Therefore, the current-reused structure stacking the LNA stage with DPS can provide a high gain, similar to the cascade structure. On the other hand, the current noise originating from the LO switch of the passive quadrature mixer can be diminished because large amounts of current can be shared by the DPS. Moreover, the passive mixer has the advantage of inherent linearity compared with the active mixer.

1) *LNA*: Fig. 7 shows that  $M_1$  is a common-source LNA with inductive source degeneration. A source inductor  $L_s$  is implemented in a bond wire, and the extra capacitance  $C_{ex}$  is adopted to achieve optimum input noise matching [25]. The primary design concerns of the LNA are high power gain and low noise figure. According to the 802.15.4 specification in Table I, which can be calculated based on the physical layer specifications of the IEEE 802.15.4 standard [26], the noise




Fig. 7. Proposed current-reused folded RF front-end circuits with merged LNA, differential power splitter, and quadrature mixer.

TABLE I  
IEEE 802.15.4 RECEIVER SPECIFICATIONS

Receiver Items	Specifications
Noise Figure [dB]	20.5
IP1dB [dBm]	-20
IIP3 [dBm]	-10
IIP2 [dBm]	10.5

figure requirement can be relaxed for low-power consumption. With regard to the power gain, this section will reveal that gain efficiency can be increased by biasing the transistors in the subthreshold region.

As indicated in Fig. 8, although larger transconductance can be found in the saturation region, this transconductance can also be obtained by increasing the number of fingers in the subthreshold region without increasing the bias current. Therefore, compared with the two operation modes, the ratio of transconductance to  $I_{DS}$  ( $g_m/I_{DS}$ ) in the subthreshold region could be larger than that in the saturation region. For example, an NMOS transistor with a W/L of 162/0.18  $\mu\text{m}$  (number of fingers: 25) biased in the saturation region can provide a  $g_m$  of 20 mA/V with a bias current of 4.8 mA. However, using the transistor with a W/L of 421/0.18  $\mu\text{m}$  (number of fingers: 65) biased in subthreshold region provides only a 1.5 mA bias current, although the same  $g_m$  value is required. Therefore, the gain efficiency, which is defined as the gain per current consumption in the subthreshold region using an oversized transistor, is higher than that in the saturation region. In the proposed circuit, the transistors  $M_1$ – $M_3$  are biased in the subthreshold region to achieve high gain but low current dissipation.

2) *Active DPS*: In the presented low-IF structure (see Fig. 7), a DPS can be adopted to provide conversion gain and differential signals between a single-end LNA and a quadrature mixer. In this paper, a differential circuit stacked on the single-end LNA for the reusing current is directly implemented as an active DPS [27] without extra power consumption. In Fig. 7,  $M_2$  and  $M_3$  are common-source and common-gate amplifiers, respectively. The




Fig. 8.  $g_m$  and  $I_D$  characteristics versus transistor size for different dc biases.

output signal of the LNA will be coupled to  $M_2$  by  $C_{gg2}$ , and this circuit will provide differential signals to the quadrature mixer.

The parallel resonator comprising  $L_r$  and  $C_r$  can provide high impedance  $Z_r$  at operation frequency to isolate the RF input signal ( $V_r$ ) [27].  $L_g$  can also compensate for the parasitic capacitance  $C_{gd}$ , which will be ignored in the conversion-gain analysis. In practical design, the impedance of capacitance  $C_{gg2(3)}$  is less than impedance  $R_{2(3)}$ , which can also be omitted in the equivalent circuit of the DPS for the conversion-gain analysis, as shown in Fig. 9. Assuming that the source impedances of transistors  $M_2$  and  $M_3$  are  $Z_{M2}$  and  $Z_{M3}$ , respectively, whereas their load impedances are  $Z_n$  and  $Z_p$ , respectively, the voltage gain transfer functions can then be derived as follows [27]:

$$A_{v,n} = \frac{V_{out,n}}{V_r} = -g_{m2} \frac{C_{gg2}}{C_{gs2} + C_{gg2}} \frac{Z_{M2}}{Z_{M2} + Z_{M3} // Z_r} Z_n \quad (1)$$

$$A_{v,p} = \frac{V_{out,p}}{V_r} = g_{m3} \frac{C_{gg3}}{C_{gs3} + C_{gg3}} \frac{Z_{M2} // Z_r}{Z_{M3} + Z_{M2} // Z_r} Z_p \quad (2)$$

where

$$Z_{M2(3)} = \frac{C_{gs2(3)} + C_{gg2(3)}}{C_{gg2(3)} (j\omega C_{gs2(3)} - g_{m2(3)})}. \quad (3)$$






Fig. 9. Equivalent circuit of the differential power splitter.




Fig. 10. Chip microphotographs of an OTA-C filter and SAADC, and the measurement setup of an analog front-end ECG acquisition system.




Fig. 11. Measurement results of the ECG analog front-end system.

According to (1) and (2), if two transistors,  $M_2$  and  $M_3$ , load impedances,  $Z_n$  and  $Z_p$ , and  $C_{gg2}$  and  $C_{gg3}$  are well matched, then the amplitude imbalance and phase error can be reduced by the design condition  $Z_{M2(3)} \ll Z_r$ .

3) *Noise Characteristic of the Quadrature Mixer:* According to the Friis equation [28], the thermal noise contributed by each stage will be decreased by the previous gain stage in a cas-

 TABLE II  
SUMMARY AND COMPARISON OF THE LOW-PASS OTA-C FILTER [15]

	2004 [31]	2005 [32]	This work
$V_{DD}$	1.25V	$\pm 1.5V$	1V
<i>Tech</i>	FGCMOS 0.8 $\mu m$	CMOS 0.35 $\mu m$	CMOS 0.18 $\mu m$
$V_{th}$	0.8V	0.6V	0.5V
<i>Order</i>	2(S)	5(S)	5(D)
<i>BW</i>	750Hz	37Hz	250Hz
<i>THD</i>	48.5dB	49.7dB	48.6dB
<i>DR</i>	78dB	57dB	50dB
<i>Power</i>	2.5 $\mu W$	11 $\mu W$	453nW
<i>Area</i>	0.23mm <sup>2</sup>	0.25mm <sup>2</sup>	0.13mm <sup>2</sup>
$NP^{*2}$	$2.2 \times 10^{-6}$	$7.64 \times 10^{-7}$	$4.53 \times 10^{-7}$
$NA^{*3}$	0.36	2.04	4.13
$FoM1^{*4}$	$1.42 \times 10^{-8}$	$2.68 \times 10^{-9}$	$1.81 \times 10^{-9}$
$FoM2^{*4}$	$4.32 \times 10^{-6}$	$2.91 \times 10^{-6}$	$1.87 \times 10^{-6}$

\*1 (S): Single, (D): Differential at 5<sup>th</sup> row.

\*2 Normalized Power:  $NP = Power \times (0.5/(V_{DD} - V_{th})) \times (1/V_{DD})$ .

\*3 Normalized Area:  $NA = Area / Tech^2$ .


\*4  $FoM1 = NP / (Order \times DR)$ ;  $FoM2 = (Power \times BW \times NA) / (Order \times DR)$ .

 TABLE III  
SUMMARY AND COMPARISON OF THE SAADC [16]


	2007[33]*	2005[34]*	This work
Technology	0.18 $\mu m$ CMOS	0.18 $\mu m$ CMOS	0.18 $\mu m$ CMOS
Supply voltage	1	1.8	1
Power dissipation	32.6 $\mu W$	300 $\mu W$	0.95 $\mu W$
ENOB (bit)	9.4	<10	7.2
Sampling rate (samples/s)	40k	70	10k
INL (LSB)	0.45	0.24	-0.89/+0.6
DNL (LSB)	0.25	0.33	-0.41/+0.38
ERBW (Hz)	300	<2k	1000
FOM (pJ/conversion-step)	80.4	>73.2	3.23

\*Simulation result.

$$FOM = \frac{Power}{2^{ENOB} \cdot 2 \cdot ERBW}$$



(a)



(b)

 Fig. 12. (a) Microphotograph of the transmitter. (b)  $P_{1dB}$  versus input power.

caded configuration. Therefore, the thermal noise of a mixer can be sufficiently suppressed by the LNA and DPS with high voltage gain. In addition to thermal noise suppression, the flicker noise of a mixer dominated by the LO switching stage can be further reduced. The flicker noise voltage is proportional to the device size and device-specific constant  $K$ , which can be

TABLE IV  
SUMMARIZED PERFORMANCES OF THE PROPOSED RF FRONT END OF THE TRANSMITTER AND ITS COMPARISON WITH PREVIOUSLY PUBLISHED STUDIES

	2006 [35]	2007 [36]	2008 [37]	2009 [38]	This work
Power supply	1.8 V	1.8 V	1.2 V	1.5 V	1.2 V
Frequency	2.4 GHz	2.4 GHz	2.4 GHz	2.4 GHz	2.4 GHz
Power dissipation (mW)	13.5	16.2	8.1	24.15	8.88
Output power	3dBm	-2dBm	-5dBm	-4dBm	-1.72dBm
Process	0.18um CMOS	0.18um CMOS	0.13um CMOS	0.18um CMOS	0.18um CMOS

expressed as follows [29]:

$$\overline{V_n^2} = \frac{K}{WLC_{ox}} \frac{1}{f}. \quad (4)$$

The device-specific constant  $K$  of NMOS is usually 50 times that of PMOS [29]. Therefore, the quadrature mixer uses a PMOS device as the LO switching stage to reduce the flicker noise.

The flicker noise is also proportional to the bias current of the switching stage and is opposite to the cycle and slope of the LO signals. The frequency spectrum of the flicker noise current at the mixer output can be given by the following [30]:

$$i_{o,n} = \frac{(4I_{sw} \times V_n(f))}{(S_{LO} \times T_{LO})} \propto I_{sw} \quad (5)$$

where  $I_{sw}$  is the bias current of the switching stage,  $V_n(f)$  is the equivalent flicker noise of the switching stage,  $T_{LO}$  is the LO period, and  $S_{LO}$  is the slope of the LO signal. According to (5), reducing the dc current of the switching stage will also reduce flicker noise. However, the conventional cascode architecture of the Gilbert cell mixer should be biased at a current that is adequately large to obtain sufficient voltage gain and diminish the thermal noise of the input stage. For the proposed structure, large amounts of current have been shared in the DPS circuit, and less has been fed into the passive quadrature mixer because this mixer is folded with the DPS. Therefore, the goals of high gain and low flicker noise can be simultaneously achieved by the proposed stacked structure with an LNA, DPS, and passive quadrature mixer.

#### IV. MEASUREMENT RESULTS

##### A. ECG Acquisition Board

The on-chip analog filter and SAADC are integrated on a printed circuit board (PCB) with other discrete components for ECG acquisition. Fig. 10 shows the setup of the measured analog front-end system. The photograph also shows the practical measurement conditions, where the electrodes are placed on both wrists and both ankles. The circuits of the OTA-C filter and SAADC were fabricated in a 0.18  $\mu\text{m}$  TSMC process with metal-insulator-metal capacitors. The die area of the OTA-C filter and SAADC are 0.135 and 0.12  $\text{mm}^2$ , respectively. Fig. 10 also shows the microphotographs of the two chips.

Corresponding to the system shown in Fig. 2, the measurement results on the real human body are illustrated in Fig. 11. These results are measured from each output node of the three main partitions in the system, including (a) the ECG signal acquisition board, (b) the OTA-C filter, and (c) the SAADC. The




Fig. 13. Microphotograph of SHIL-QVCO.




Fig. 14. Photomicrograph of the proposed RF front end of receiver.




Fig. 15. (a) Gain compression and output power versus input power for measuring the input 1 dB compression point. (b) Output spectrum with two-tone test for measuring the linearity.



TABLE V  
SUMMARIZED PERFORMANCES OF THE PROPOSED RF FRONT END OF THE RECEIVER AND ITS COMPARISON WITH PREVIOUSLY PUBLISHED STUDIES WITH I/Q OUTPUT

Reference	2002[40]	2003[41]	2003[42]	2005[25]	2006[39]	2006[43]	This Work
Technology	CMOS 0.18 $\mu$ m	CMOS 0.25 $\mu$ m	CMOS 0.18 $\mu$ m	CMOS 0.13 $\mu$ m	CMOS 0.18 $\mu$ m	CMOS 0.18 $\mu$ m	CMOS 0.18 $\mu$ m
Supply Voltage [V]	1.8	2.5	1.8	1.2	1.8	1.8	1.2
Operating Frequency [GHz]	2.4 (Bluetooth)	2.4 (802.11b)	2.4 (ZigBee)	2.4 (Bluetooth)	2.4 (ZigBee)	2.4 (ZigBee)	2.4 (ZigBee)
Conversion Gain [dB]	21.4	29	30	14.5	16	NA	20.5
Noise Figure [dB]	13.9	3	NA	24.5	7.3	NA	13.2
IIP3 [dBm]	-18	-16	-4	-21	-8	-8.5	-7.8
Power Dissipation [mW]	6.5	6.25	5.4	1.68	1.8	4.32	1.08

relations and functions between each output can be observed. Channel 1 in Fig. 11 is the initial preamplified ECG signal with evident HF noise generated by the human body. This type of ECG signal is inconvenient for the diagnosis of heart disease because a number of tiny physical waves are captured. Using the low-pass OTA-C filter, HF noise can be significantly attenuated, and the tracing signal with a clear baseline is shown in channel 2. The waveform view shown in the logic analyzer is adopted to present the conversion result to demonstrate the operation of the SAADC. Channel 3 in Fig. 11 shows the real-time human-body digital ECG waveform reconstructed by the 8-bit decimal codes of the SAADC. Similarly, a clear baseline is observed in this graph, and the 8-bit digital codes can be accepted by the post digital processor to diagnose abnormal heart activities precisely and transmit the data through wireless communication. Tables II and III show the performance summaries of the presented analog filter and SAADC compared with previous literature, respectively, revealing the low-power advantage of the proposed system.

### B. RF Front End of Transmitter

The chip size of the transmitter RF front end is  $1.4\text{ mm} \times 1.2\text{ mm}$  for a TSMC  $0.18\text{ }\mu\text{m}$  CMOS standard process, as illustrated in Fig. 12(a). The power dissipation of the transmitter is  $8.88\text{ mW}$  with a  $1.2\text{ V}$  supply voltage. Linearity is very important for the ZigBee transmitter because it limits the actual output power (output  $P_{1\text{dB}}$ ) that can drive the load. According to the measurement result, the output  $P_{1\text{dB}}$  is  $-1.72\text{ dBm}$  at  $2.44\text{ GHz}$ , as shown in Fig. 12(b). Table IV shows the performance summary of the proposed RF front end of the transmitter compared with other published studies. Low-power consumption and high output power can be simultaneously achieved by the proposed RF front-end circuits.

The SHIL-QVCO was also implemented in the TSMC  $0.18\text{ }\mu\text{m}$  1-poly six-metal (1P6M) CMOS standard process to demonstrate the proposed structure. The microphotograph of the proposed QVCO with a chip area of  $1.4\text{ mm} \times 0.67\text{ mm}$  is shown in Fig. 13. The phase noise is  $-126\text{ dBc/Hz}$  at a  $1\text{ MHz}$  offset frequency from a carrier frequency of  $2.17\text{ GHz}$ . The tun-




Fig. 16. Integration setup of measurement based on RF front-end modules.

ing frequency ranges between  $2.17$  and  $2.52\text{ GHz}$  at a tuning voltage between  $0$  and  $1\text{ V}$  [17]. Further, the measured power imbalance and phase error is less than  $0.8\text{ dB}$  and  $6^\circ$ , respectively.

### C. RF Front End of Receiver

Fig. 14 shows the die photo of the proposed RF front-end receiver, which is fully integrated with a  $0.18\text{ }\mu\text{m}$  1P6M CMOS technology. The chip area is  $1.3\text{ mm} \times 1.3\text{ mm}$ , and the receiver is mounted on the PCB using a bonding wire for measurement. The measured input return loss of the proposed receiver is lower than  $-17\text{ dB}$  over the entire  $2.4\text{ GHz}$  band. Fig. 15(a) shows the results of the single-tone  $1\text{ dB}$  compression test, and the input  $1\text{ dB}$  compression point ( $IP_{1\text{dB}}$ ) is found to be approximately  $-20\text{ dBm}$  with a conversion gain of  $20.5\text{ dB}$ . The intermodulation distortion is measured through a two-tone test, and the frequency spacing of these two signals should comply with the  $2.4\text{ GHz}$  channel bandwidth defined by IEEE 802.15.4. Fig. 15(b) illustrates the spectrum of the output signal at an input power of  $-30\text{ dBm}$  and input LO power of  $1\text{ dBm}$ . The figure comprises two fundamental tones ( $2$  and  $7\text{ MHz}$ ), as well as third-order ( $12\text{ MHz}$ ) and second-order ( $5\text{ MHz}$ ) intermodu-

lation products. Hence, the  $n$ th-order input intercept point (IIP) can be obtained using the following [38]:

$$IIP_n = P_{in} + \frac{\Delta P}{n-1} \quad (6)$$

where  $P_{in}$  is the input power (in dBm), and  $\Delta P$  is the difference between the magnitudes of the desired fundamental and the  $n$ th-order product (in dB). As a result, the third-order IIP (IIP3) of  $-7.8$  dBm and the second-order IIP (IIP2) of  $11.07$  dBm are measured using the two-tone test.

The values of other properties, namely, double-side band noise figure, maximum LO-IF leakage, and maximum LO-RF leakage, are  $13.2$ ,  $-41$ , and  $-21$  dB, respectively. Table V shows the performance summary of the proposed current-reused folded RF front end compared with other published studies. **Low-power consumption and high gain can be simultaneously achieved by the proposed RF front end operated in the subthreshold region.** Moreover, the measured performances can meet the requirement of the IEEE 802.15.4 standard, as shown in Table I. The complete test setup of the transceiver module is also shown in Fig. 16 to verify the integration of three chips, as depicted in Figs. 12–14. Wireless communication is also verified under the integration of these three chips.

## V. CONCLUSION

A heterogeneous network, including a BSN and a local sensor network, was introduced. A low-power analog front-end system for ECG detection comprising an acquisition board and two low-power on-chip components was presented. The measured result revealed that developing an ultralow-power ECG acquisition SOC is possible. A  $2.4$  GHz fully integrated RF transmitter with a merged PA and upconversion mixer was proposed to meet the IEEE 802.15.4 specification for the transmission of ECG signals through wireless communication. The power consumption was found to be  $8.88$  mW under a  $1.2$  V supply voltage, whereas the transmitted output power is  $-1.72$  dBm without sacrificing the required performance. A SHIL-QVCO with cross-coupled and current-reuse topology was proposed to provide quadrature signals for I/Q modulation/demodulation. In the receiver, a  $2.4$  GHz fully integrated CMOS RF front end with merged LNA, DPS, and passive quadrature mixer based on current-reused folded architecture was proposed. **For a low-power design, the LNA and DPS were stacked to reuse the bias current. Moreover, compared with operation in the saturation region, transistors in the LNA and DPS were operated in the subthreshold region to achieve a higher  $g_m/I_D$  ratio and reduce current dissipation without degrading the conversion gain.** The folded passive quadrature mixer not only relaxed the voltage headroom for low supply voltage, but also reduced flicker noise by separating the dc bias current from the DPS and the LO switching stage. The total power consumption of the receiver was only  $1.08$  mW. In the future, all elements of these analog front-end circuits will be integrated into a single chip to save space and to achieve a low-voltage and low-power wireless ECG acquisition SOC for wearable applications.

## ACKNOWLEDGMENT

The authors would like to thank the Chip Implementation Center, Taiwan, for its technical support and the Communication and Biologic Integrated Circuit Laboratory members Y.-H. Lin, C.-T. Yu, Y.-Y. Huang, and M. Y. Su for their assistance.

## REFERENCES

- [1] E. H. H. Asada, P. Shaltis, A. Reisner, S. Rhee, and R. C. Hutchinson, "Mobile monitoring with wearable photoplethysmographic biosensor," *IEEE Eng. Med. Biol. Mag.*, vol. 22, no. 3, pp. 28–40, May/Jun. 2003.
- [2] S. Y. Lee, L. H. Wang, and Q. Fang, "A low power RFID integrated circuits for intelligent healthcare systems," *IEEE Trans. Inf. Technol. Biomed.*, vol. 14, no. 6, pp. 1387–1396, Nov. 2010.
- [3] *IEEE Standard Part 15.4: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specification for Wireless Personal Area Networks (WPANs)*, IEEE Standard 802.15.4-2003, 2003.
- [4] M. D. Rodriguez, J. Favela, E. A. Martinez, and M. A. Munoz, "Location-aware access to hospital information and services," *IEEE Trans. Inf. Technol. Biomed.*, vol. 8, no. 4, pp. 448–455, Dec. 2004.
- [5] K. Lorincz, D. J. Malan, T. R. F. Fulford-Jones, A. Nawoj, A. Clavel, V. Shnayder, G. Mainland, M. Welsh, and S. Moulton, "Sensor networks for emergency response: Challenges and opportunities," *Pervasive Comput.*, vol. 3, no. 4, pp. 16–23, Oct./Dec. 2004.
- [6] P. E. Ross, "Managing care through the air," *IEEE Spectrum*, vol. 41, no. 12, pp. 26–31, Dec. 2004.
- [7] S. Y. Lee and S. C. Lee, "An implantable wireless bidirectional communication microstimulator for neuromuscular stimulation," *IEEE Trans. Circuits Syst.-I: Regular Paper*, vol. 52, no. 12, pp. 2526–2538, Dec. 2005.
- [8] Y. C. Su, H. Chen, C. L. Hung, and S. Y. Lee, "Wireless ECG detection system with low-power analog front-end circuit and bio-processing ZigBee firmware," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2010, pp. 1216–1219.
- [9] J. G. Webster, *Medical Instrumentation: Application and Design*. New York: Wiley, 1995.
- [10] R. H. Olsson, D. L. Buhl, A. M. Sirota, G. Buzsaki, and K. D. Wise, "Band-tunable and multiplexed integrated circuits for simultaneous recording and stimulation with microelectrode arrays," *IEEE Trans. Biomed. Eng.*, vol. 52, no. 7, pp. 1303–1311, Aug. 2001.
- [11] S. W. Wang, W. H. Chen, C. S. Ong, L. Liu, and Y. W. Chuang, "RFID applications in hospital: A case study on a demonstration RFID project in Taiwan hospital," in *Proc. 39th Hawaii Int. Conf. Syst. Sci.*, 2006, pp. 184a–184a.
- [12] S. L. Chen, H. Y. Lee, C. A. Chen, H. Y. Huang, and C. H. Lou, "Wireless body sensor network with adaptive low-power design for biometrics and healthcare applications," *IEEE Trans. Syst. J.*, vol. 3, no. 4, pp. 398–409, Dec. 2009.
- [13] S. Y. Lee, J. H. Hong, J. C. Lee, and Q. Fang, "An analogue front-end system with a low-power on-chip filter and ADC for portable ECG detection devices," in *Advances in Electrocardiograms: Methods and Analysis*, R. M. Millis, Ed. Rijeka, Croatia: InTech, Jan. 2012, ch. 16.
- [14] C. D. Salthouse and R. Sarpeshkar, "A practical micropower programmable bandpass filter for use in bionic ears," *IEEE J. Solid-State Circuits*, vol. 38, no. 1, pp. 63–70, Jan. 2003.
- [15] S. Y. Lee and C. J. Cheng, "Systematic design and modeling of a OTA-C filter for portable ECG detection," *IEEE Trans. Biomed. Circuits Syst.*, vol. 3, no. 1, pp. 53–64, Feb. 2009.
- [16] S. Y. Lee, C. J. Cheng, C. P. Wang, and S. C. Lee, "A 1-V 8-Bit  $0.95$   $\mu$ W successive approximation ADC for biosignal acquisition systems," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2009, pp. 649–652.
- [17] S. Y. Lee, L. H. Wang, and Y. H. Lin, "A CMOS quadrature VCO with sub-harmonic and injection-locked techniques," *IEEE Trans. Circuits Syst.-II: Brief Paper*, vol. 57, no. 11, pp. 843–847, Nov. 2010.
- [18] B. Gilbert, "The multi-tanh principle: A tutorial overview," *IEEE J. Solid-State Circuits*, vol. 33, no. 1, pp. 2–17, Jan. 1998.
- [19] G. Sapone and G. Palmisano, "A  $0.25$ - $\mu$ m CMOS low-power up-conversion mixer for  $3.1$ - $5$  GHz ultra-wideband applications," in *Proc. Ph.D. Res. Microelectron. Electron.*, Jun. 2006, pp. 457–460.
- [20] C. C. Yen and H. R. Chuang, "A  $0.25$ - $\mu$ m  $20$ -dBm  $2.4$ -GHz CMOS power amplifier with an integrated diode linearizer," *IEEE Microw. Wireless Compon. Lett.*, vol. 13, no. 2, pp. 45–47, Feb. 2003.

- [21] A. Rofougaran, J. Rael, M. Rofougaran, and A. Abidi, "A 900 MHz CMOS LC-oscillator with quadrature outputs," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 1996, pp. 392–393.
- [22] S. Y. Lee and C. Y. Chen, "Analysis and design of a wide-tuning-range VCO with quadrature outputs," *IEEE Trans. Circuits Syst.-II: Brief Paper*, vol. 55, no. 12, pp. 1209–1213, Dec. 2008.
- [23] B. Razavi, "Design considerations for direct conversion receivers," *IEEE Trans. Circuits Syst. II: Analog Digital Signal Process.*, vol. 44, no. 6, pp. 428–435, Jun. 1997.
- [24] J. Crols and M. S. J. Steyaert, "A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology," *IEEE J. Solid-State Circuits*, vol. 30, no. 12, pp. 1483–1492, Dec. 1995.
- [25] J. A. M. Jarvinen, J. Kaukuvuori, J. Rynänen, J. Jussila, K. Kivekäs, M. Honkanen, and K. A. I. Halonen, "2.4-GHz receiver for sensor applications," *IEEE J. Solid-State Circuits*, vol. 40, no. 7, pp. 1426–1433, Jul. 2005.
- [26] N. J. Oh and S. G. Lee, "Building a 2.4-GHz radio transceiver using IEEE 802.15.4," *IEEE Circuit Devices Mag.*, vol. 21, no. 6, pp. 43–51, Nov/Dec. 2005.
- [27] S. Y. Lee and C. C. Lai, "A 1-V wide-band low-power CMOS active differential power splitter for wireless communication," *IEEE Trans. Microw. Theory Tech.*, vol. 55, no. 8, pp. 1593–1600, Aug. 2007.
- [28] H. T. Friis, "Noise figure of radio receivers," *Proc. IRE*, vol. 32, pp. 419–422, Jul. 1944.
- [29] T. H. Lee, *The Design of CMOS Radio-Frequency Integrated Circuits*, 2nd ed. Cambridge, U.K.: Cambridge Univ., 1998, pp. 344–348.
- [30] H. Darabi and A. A. Abidi, "Noise in RF-CMOS mixers: A simple physical model," *IEEE J. Solid-State Circuits*, vol. 35, no. 1, pp. 15–25, Jan. 2000.
- [31] E. Rodriguez-Villegas, A. Yúfera, and A. Rueda, "A 1.25-V micropower Gm-C filter based on FGMOS transistors operating in weak inversion," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, p. 100–111, Jan. 2004.
- [32] X. Qian, Y. Ping Xu, and X. Li, "A CMOS continuous-time low-pass notch filter for EEG systems," *Analog Integr. Circuits Signal Process.*, vol. 44, pp. 231–238, Jul. 2005.
- [33] H. C. Chow and Y. H. Chen, "1 V 10-bit approximation ADC for low power biomedical applications," in *Proc. IEEE 18th Eur. Conf. Circuit Theory Design*, Aug. 2007, pp. 196–199.
- [34] H. C. Chow, B. W. Chen, H. C. Chen, and W. S. Feng, "A 1.8 V, 0.3 mW, 10-bit SA-ADC with new self-timed timing control for biomedical applications," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2005, pp. 736–739.
- [35] W. Kluge, F. Poegel, H. Roller, M. Lange, T. Ferchland, L. Dathe, and D. Eggert, "A fully integrated 2.4 GHz IEEE 802.15.4 compliant transceiver for ZigBee applications," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 2006, pp. 1470–1479.
- [36] I. Nam, K. Choi, J. Lee, H. K. Cha, B. I. Seo, K. Kwon, and K. Lee, "A 2.4-GHz low-power low-IF receiver and direct-conversion transmitter in 0.18- $\mu$ m CMOS for IEEE 802.15.4 WPAN applications," *IEEE Trans. Microw. Theory Tech.*, vol. 55, no. 4, pp. 682–689, Apr. 2007.
- [37] C. Bernier, F. Hameau, G. Billiot, E. de Foucauld, S. Robinet, J. Durupt, F. Dehmas, E. Mercier, P. Vincent, L. Ouvry, D. Lattard, M. Gary, C. Bour, J. Prouvee, and S. Dumas, "An ultra low power 130 nm CMOS direct conversion transceiver for IEEE802.15.4," *IEEE Radio Freq. Integr. Circuits (RFIC) Symp.*, pp. 273–276, Jun. 2008.
- [38] D. Ruffieux, J. Chabloz, M. Contaldo, C. Muller, F. X. Pengg, P. Tortori, A. Vouilloz, P. Volet, and C. Enz, "A narrowband multi-channel 2.4 GHz MEMS-based transceiver," *IEEE J. Solid-State Circuits*, vol. 44, pp. 228–239, Jan. 2009, vol. 1.
- [39] T. K. Nguyen, V. Krizhanovskii, J. Lee, S. K. Han, S. G. Lee, N. S. Kim, and C. S. Pyo, "A low-power RF direct-conversion receiver/transmitter for 2.4-GHz-band IEEE 802.15.4 standard in 0.18- $\mu$ m CMOS technology," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 12, pp. 4062–4071, Dec. 2006.
- [40] F. Beffa, R. Vogt, W. Bachtold, E. Zellweger, and U. Lott, "A 6.5-mW receiver front-end for Bluetooth in 0.18- $\mu$ m CMOS," *IEEE MTT-S Int. Dig.*, vol. 1, pp. 501–504, Jun. 2002.
- [41] A. Zolfaghari and B. Razavi, "A low-power 2.4-GHz transmitter/receiver CMOS IC," *IEEE J. Solid-State Circuits*, vol. 38, no. 2, pp. 176–183, Feb. 2003.
- [42] P. Choi, H. C. Park, S. Kim, S. Park, I. Nam, T. W. Kim, S. Park, S. Shin, M. S. Kim, K. Kang, Y. Ku, H. Choi, S. M. Park, and K. Lee, "An experimental coin-sized radio for extremely low-power WPAN (IEEE 802.15.1) application at 2.4 GHz," *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2258–2268, Dec. 2003.
- [43] W. Kulge, F. Poegel, H. Roller, M. Lange, T. Ferchland, L. Dathe, and D. Eggert, "A fully integrated 2.4-GHz IEEE 802.15.4-compliant transceiver for ZigBee™ application," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2767–2775, Dec. 2006.



**Tsung-Heng Tsai** (S'99–M'05) received the B.S. degree in control engineering from National Chiao Tung University, Hsinchu, Taiwan, in 1994, the M.S. degree in electrical engineering from the University of Southern California, Los Angeles, in 1998, and the Ph.D. degree in electrical and computer engineering from the University of California, Davis, in 2005.

From 1994 to 1996, he was a Second Lieutenant in Electronic Communications with the Army of Taiwan. From 1996 to 1997, he was a full-time Teaching Assistant with the Department of Electrical Engineering, National Chiao Tung University. Since 2005, he has been with the faculty of the Department of Electrical Engineering, National Chung Cheng University, Chia-Yi, Taiwan, where he is currently an Assistant Professor. His research interests include mixed-signal IC designs for data conversion, signal processing, and biomedical systems.



**Jia-Hua Hong** was born in Keelung, Taiwan, in 1985. He received the B.S. degree in electrical engineering from National Chung Cheng University, Chia-Yi, Taiwan, in 2007, where he is currently working toward the Ph.D. degree at the Institute of Electrical Engineering.

His research interests include the design of sigma-delta data converter and biomedical circuits and systems.



**Liang-Hung Wang** was born in Tainan, Taiwan, in 1976. He received the B.S. and M.S. degrees in electronic engineering from I-Shou University, Kaohsiung, Taiwan, in 2000 and 2003, respectively. He is currently working toward the Ph.D. degree at the Institute of Electrical Engineering, National Chung Cheng University, Chia-Yi, Taiwan.

His research interests include low-power and low-voltage active RF front-end ICs, passive RF identification analog circuits for biomedical application, and baseband system for wireless communications.



**Shuenn-Yuh Lee** (M'98) was born in Taichung, Taiwan, in 1966. He received the B.S. degree from National Taiwan Ocean University, Chilung, Taiwan, in 1988, and the M.S. and Ph.D. degrees from National Cheng Kung University, Tainan, Taiwan, in 1994 and 1999, respectively.

Since 2002 and 2006, he has been an Assistant Professor and Associate Professor, respectively, at the Institute of Electrical Engineering, National Chung Cheng University, Chia-Yi, Taiwan, where he is currently a Full Professor. His current research

interests include design of analog and mixed-signal ICs, including filter, high-speed analog-to-digital converter (ADC)/digital-to-analog converter (DAC), and sigma-delta ADC/DAC, biomedical circuits and systems, low-power and low-voltage analog circuits, and RF front-end ICs for wireless communications.

Dr. Lee was the Chairman of Heterogeneous Integration Consortium sponsored by the Ministry of Education, Taiwan, from 2009 to 2011. He is currently a member of the Engineering in Medicine and Biology Society, the Circuits and Systems Society, the Microwave Theory and Techniques Society, and the Solid-State Circuits Society of the IEEE. He is also a member of the Institute of Electronics, Information, and Communication Engineers and the Chinese Institute of Electrical Engineering.