



HW5-Two stage opamp

10 points in total

Professor: Paul C.-P. Chao

- $V_{DD}=1.8V$, $V_{in+}=V_{in-}=0.9V$, $C_L=4pF$





Design Specification

Parameter	Value
DC Gain	>60dB
Phase Margin	>60 deg
Unit Gain Frequency	>10M Hz
Common mode rejection ratio (CMRR)	>60dB
Input Common Mode Range (ICMR)	>1V
Output Swing	>1V
Slew Rate	>10V/us

- 作業上傳到E3, 繳交以下檔案, 檔名: hw3_學號
- 報告 (.pdf) (ex:hw3_0560030.pdf)
 1. 每個規格需符合, 並附上模擬結果
 2. 解釋設計方法
 - Spice file (.sp) (ex:hw3_0560030.sp)
- Deadline:11/??



END
