A 60-dB Dynamic-Range CMOS Sixth-Order 2.4-Hz Low-Pass Filter for Medical Applications

Sergio Solís-Bustos, José Silva-Martínez, *Senior Member, IEEE*, Franco Maloberti, *Fellow, IEEE*, and Edgar Sánchez-Sinencio, *Fellow, IEEE*

Abstract—The design and implementation of a fully integrated complementary metal–oxide–semiconductor (CMOS) sixth-order 2.4 Hz low-pass filter (LPF) for medical applications is presented. For the implementation of large-time constants both linearized operational transconductance amplifiers with reduced transconductance and impedance scalers schemes for grounded capacitors are employed. Experimental results for the filter have shown a dynamic range (DR) of 60 dB, while the harmonic distortion components are below -50 dB. The power consumption for the filter is below 10 $\mu\mathrm{W}$, the power supply is ±1.5 V, and the active area is 1 mm^2 . The filter was fabricated in a double poly double metal 0.8 $\mu\mathrm{m}$ CMOS process.

Index Terms—Impedance scaling, low-frequency filters, transconductance reduction techniques.

I. INTRODUCTION

OW-FREQUENCY filters are important building blocks for biomedical systems, wherein analog preprocessing blocks, such as low noise preamplifiers and filters for the acquisition of bioelectric signals are employed. These circuits should not introduce any form of distortion that can destroy the information contained. For this reason, the analog preprocessing blocks must present high performance over the frequency of interest.

The filters employed in such systems are used for sensing biolectrical signals which, typically, are in the range of 1 $\mu V{-}100~\text{mV}$ while the frequencies are below 100 Hz [1], [2]. At the input, a low-pass filter (LPF) is usually employed in order to limit the frequency band.

The design of very low-frequency filters (<10 Hz) is not straightforward, especially for integrated circuit implementations where chip realization of large time constants are needed. As an example, let us consider the implementation of a 5-Hz pole. In this case, transconductances of 1 nA/V and capacitors larger than 200 pF are both required. Unfortunately, very small

Manuscript received December, 1999; revised August, 2000. This paper was recommended by Associate Editor T. S. Lande.

- S. Solís-Bustos is with the Mexico Center for Semiconductor Technology (MCST), Motorola Semiconductor Products Sector Puebla, Mexico.
- J. Silva-Martínez was with the Instituto Nacional de Astrofísica Optica y Electrónica, Puebla, México. He is now with the Department of Electrical Engineering, Texas A&M University, College Station, TX 77843 USA.
- F. Maloberti is with the Department of Electrical Engineering, Texas A&M University, College Station, TX 77843 USA. He is on leave from the University of Pavia, Pavia, Italy.
- E. Sánchez-Sinencio is with the Department of Electrical Engineering, Texas A&M University, College Station, TX 77843 USA (e-mail: sanchez@ee.tamu.edu).

Publisher Item Identifier S 1057-7130(00)11030-4.

transconductances lead to higher noise level and practical capacitances are limited to below 50 pF due to silicon area limitations. Furthermore, the implementation of transconductances below 1 nA/V is not trivial, especially if other design specifications such as low noise level, low distortion, high dynamic range and limited silicon area must be satisfied. Several design techniques have already been proposed to overcome these design constraints [3]–[7]. The use of switched capacitor (SC) techniques [3] is not suitable for most medical applications and other approaches using complementary metal-oxide-semiconductor (CMOS) technologies are not well situated for these applications [4], [6], [7]. Besides, techniques using bipolar transistors are more expensive [5]. It has been demonstrated in [8] and [9] that CMOS transistors biased in the linear region and both current cancellation and current division techniques can efficiently be used to implement high-performance voltage to current converters. It is also well known that the integrated thermal noise level is inversely proportional to the integrating capacitor, hence it is desirable to increase the capacitors as much as possible. To this end, impedance scalers have been proposed in the literature [10] and [11].

In this paper, a 2.4-Hz low-pass filter achieving a 60-dB dynamic range is presented. Capacitors ranging from 18 to 200 pF are implemented by using 5-pF capacitors and impedance scalers. This approach allows a considerable saving of silicon area. As a result of the large capacitors emulated in the implementation a huge reduction in the filter noise is obtained. In Section II, both design specs and filter architecture are discussed. In addition, a differential pair based integrator is presented. Design guide lines for high-performance implementations (low-noise, low-distortion, and high dynamic range) of this circuit are also given. Design considerations for the implementation of a low-distortion, low-noise operational transconductance amplifier (OTA) with reduced transconductance suitable for low frequency applications are presented in Section III. In Section IV, impedance scaling schemes for the realization of large capacitor values are discussed. Trade-offs for an optimal implementation of this circuit are given in this section as well. In Section V some experimental results are presented. Finally, in Section VI the conclusions are given.

II. CHARACTERISTICS AND FILTER ARCHITECTURE

A typical data acquisition system for biomedical signals is shown in Fig. 1. The preamplifier must amplify the input signal to a higher level with low distortion and low noise. Typical amplifier gains are in the range of 10-1000 and the noise density should be below $10 \text{ nV/}\sqrt{\text{Hz}}$ (noise current should be below




Fig. 1. Block diagram of a general purpose bioelectric signal acquisition system.




Fig. 2. OTA-C implementation of the single-ended low-pass filter.

1 pA/ $\sqrt{\rm Hz}$) [1]. For electrocardiograph (ECG) applications where the magnitude of the signal is around 1 mV-25 mV, and considering a preamplifier gain of ten, the magnitude of the signal to be processed by the low-pass filter (LPF) is around 10-250 mV [1]. To sense the T wave signal, a cutoff frequency as low as 2.4 Hz is required. Moreover, system requirements lead to the following filter constraints:

- 1) sixth-order Bessel filter;
- 2) total harmonic distortion (THD) < -50 dB;
- 3) dynamic range (DR) >60 dB;
- 4) integrated noise level $< 100 \mu V$;
- 5) minimum power consumption (<50 μ W).

For the implementation of high-performance low-frequency filters, SC design techniques have commonly been preferred over continuous-time design techniques (OTA-C, Mosfield-effect transister (MOSFET-C), and active RC filters). This is mainly due to their high accuracy (0.5%), low sensitivity to parasitic capacitors, and reduced harmonic distortion components (e.g., THD < -70 dB) [12]. However, SCimplementations require a precise on-board clock and phase generators. Moreover, for very large time constants, large capacitor ratios are mandatory. The above limits are such that the design constraints cannot be satisfied. This paper presents an alternative solution to the SC implementation. It describes the design of a sixth-order 2.4-Hz low-pass filter implemented by using OTA-C techniques. This technique avoids the pre- and post-filtering required by SC filters. Moreover, it is a continuous-time technique which avoids noise switching problems. To minimize passband sensitivity to transistors mismatches, the filter is based on a double-terminated RLC ladder prototype. The implemented single-ended filter is shown in Fig. 2. Eight linearized 2-nA/V transconductance OTAs are employed. The effective capacitors are in the range of 18-200 pF.

To satisfy the above-mentioned design specs, several design considerations have to be taken into account. In this section, we will give guidelines for the optimal design of the LPF. For easier analysis and better understanding, the OTA based integrator is first considered. Among other parameters, the most important parameters for the OTA based integrator are THD and DR. THD is related to the linearity of the input stage of the voltage to current transducer. DR is dependent on the linear range of the OTA and the input referred noise.

For an integrator based on a differential pair input stage, see Fig. 3, the third harmonic distortion (HD3) can be computed as

$$HD3 = \frac{1}{32} \left(\frac{V_D}{V_{DSAT}} \right)^2 \tag{1}$$

where V_D is the magnitude of the differential input signal and V_{DSAT} is the saturation voltage of the input transistors. If the thermal noise is accounted, the input referred thermal noise power density is given by

$$v_{\text{in,th}}^2 = \left[2\left(1 + \frac{g_{mMP}}{g_{mMN}}\right)\right] \frac{8kT}{3g_{mMN}}$$
$$= 2NF \frac{8kT}{3g_{mMN}} \tag{2}$$

where g_{mMP} and g_{mMN} are the small signal transconductances of transistors MP and MN, respectively. NF $(=1+(g_{mMP}/g_{mMN}))$ is the noise factor. Factor $8kT/3g_{mMN}$ is the equivalent noise density of a single transistor with a signal transconductance equal to g_{mMN} . Parameters $k[J/^{\circ}K]$ and $T[^{\circ}K]$ are the Boltzmann constant and the temperature, respectively. In theory, $8kT/3g_m$ is the minimum achievable noise density for a voltage to current converter implemented




Fig. 3. Integrator based on a differential pair input stage.

with transistors biased in the saturation region and a small signal transconductance equal to g_{mMN} .

If the input referred thermal noise density is integrated over the frequency range of interest or filter bandwidth BW then the noise level can be computed as

$$v_{\text{int,th}}^2 = \int_{\text{BW}} v_{\text{in,th}}^2 df = 2\text{NFBW} \frac{8kT}{3q_m}.$$
 (3)

If the flicker noise components are considered, the input referred flicker noise density is given by

$$v_{\text{in},f}^2 = \frac{I_B}{L^2 C_{\text{ox}} f q_m^2} (K_{Fn} k_n' + K_{Fp} k_p'). \tag{4}$$

Integrating the noise density over the bandwidth leads to

$$v_{\text{int},f}^{2} = \int_{\text{BW}} v_{\text{in},f}^{2} df$$

$$= \left[\frac{I_{B}}{L^{2}C_{\text{ox}}g_{mMN}^{2}} \left(K_{Fn}k_{n}' + K_{Fp}k_{p}' \right) \right] \ln \frac{1}{\text{BW}}. \quad (5)$$

In (4) and (5), K_{Fn} and K_{Fp} are the flicker noise constants for the (n-channel) NOS and POS (p-channel) transistors, respectively, while $k_n'(=\mu_n C_{\rm ox})$ and $k_p'(=\mu_p C_{\rm ox})$ are the transconductance parameters for NMOS and PMOS transistors, respectively. I_B is the bias current, L the channel length, and $C_{\rm ox}$ the oxide capacitance.

Accounting for thermal and flicker noise components, the total input referred noise can be computed as

$$v_{\text{int},t}^2 = 2\text{NF} \frac{8kT}{3g_{mMN}} \text{BW} + 2\left[\frac{I_B}{L^2 C_{\text{ox}} g_{mMN}^2} (K_{Fn} k_n' + K_{Fp} k_p')\right] \ln \frac{1}{\text{BW}}.$$
 (6)

Typically, for low-frequency applications, the flicker noise is the dominant one. According to (6), it can be seen that a significant reduction in the total noise level of the integrator can be obtained if low values for the bias current are used. Further reductions in the noise level can be achieved if both large transistors and large transconductance gains are employed.

The lossless integrator's dynamic range, defined as the signal to noise ratio, can be approximately computed as

$$DR \approx \frac{0.3 V_{DSAT}}{v_{int,t}} \tag{7}$$

where $0.3V_{D\rm SAT}$ is the linear range of the OTA [13]. Equations (6) and (7) are the most important tools for the design of high-performance OTA based integrators. To increase the dynamic range, both $V_{D\rm SAT}$ for the differential pair and the transconductance gain must be increased. Therefore, large capacitors should be used.

III. LINEARIZED OTA FOR LOW-FREQUENCY APPLICATIONS

In OTA-based filters, voltage-to-current converters can generate huge harmonic distortion components, hence it is mandatory to employ linearized OTAs. It has already been demonstrated that transistors with large saturation voltages can efficiently be used for the design of very low distortion voltage-to-current converters. If further transconductance reductions are required, both current division and current cancellation techniques can also be employed. The OTA used in this paper, shown in Fig. 4, combines these techniques. In this OTA, the transistor biased in triode region is split into two transistors (MR) and their source—gate voltage is controlled by MC1. As a result, the small signal transconductance is little sensitive to the common-mode input voltage. VB2 and VB3 are used to tune the OTA.

In accordance with Fig. 4, if the small signal transconductances of transistors MM, M1, and MN are such that these transistors operate as source followers, then the differential input voltage (v_1-v_2) is converted to current by transistors MR which are operated in triode region. The drain current of MR is split by transistors MM, M1, and MN. Most of the current flows to ground through transistors MM because we designed the dimensions so that $g_{mMM} \gg g_{mM1}$, g_{mMN} . Note that the drain currents of M1 and MN are partially cancelled at the output of the OTA, leading to huge transconductance reductions. It can be shown that the resulting small signal transconductance becomes

$$G_m = \frac{i_o}{v_1 - v_2} = \frac{N - 1}{M + N + 1} g_{oMR}$$
 (8)

where g_{oMR} is the small signal drain–source conductance of transistor MR, given by

$$g_{oMR} = \mu_p C_{ox} \frac{W_{MR}}{L_{MR}} \left(V_{SGMR} - V_T \right). \tag{9}$$

In the above equations, M is defined as the ratio of transconductances between MM and M1, while N is the ratio of transconductances between MN and M1. Parameters μ_p and V_T are the mobility of the carriers in the channel and the threshold voltage of the MR transistor, respectively. V_{SGMR} is the source–gate voltage of MR, and W_{MR} and L_{MR} are the gatewidth and the gate length of MR, respectively.

From (8) and (9), huge reductions of the ac small signal transconductance, desirable for low frequency applications, can be obtained by adjusting the M and N ra-




Fig. 4. Single-ended OTA for low frequency applications.

tios and reducing g_{oMR} . Reducing g_{oMR} implies small $V_{DSATMR} (= V_{GSMR} - V_T)$ and large L_{MR} values.

A. Design Considerations for the Linearized OTA

1) Distortion: To reduce harmonic distortion components, it is convenient that MR transistors realize the voltage to current conversion. For proper conversion it is desirable to keep $g_{mMM} \geq 5g_{oMR}$. It is well known that the harmonic distortion components for a MOS transistor biased in linear region are inversely proportional to V_{DSAT} [14]–[16]. Therefore, for low distortion applications, V_{DSAT} cannot be further reduced as was remarked in the last section. A rule of thumb for low distortion applications is to keep $V_{DSAT} > 2V_{DMAX}$, where V_{DMAX} is the maximum differential input voltage. It can be demonstrated that, under these conditions, HD3 is around -60 dB [15]. In this specific application, the maximum differential input voltage is around 250 mV, hence V_{DSAT} for MR transistors should be fixed around 500 mV.

2) Noise: The noise contributions of transistors MBP, MM, and MR are very small due to the current division effect, most of the noise current flows to ground through transistors MM. It can be noted that the most important noise contributions are due to transistors M1, MN, and MBN because their noise current is not reduced by the current divider. If $M\gg 1$ and $g_{mMM}\gg g_{oMR}$, then the output referred noise density current is approximately given by

$$i_{o,\text{th}}^2 = 2(i_{oM1}^2 + i_{oMN}^2 + i_{oMBN}^2).$$
 (10)

From the above expression, the integrated input referred thermal noise power can be computed as

$$v_{\rm int,th}^2 = \int_{\rm BW} v_{\rm in,th}^2 df \cong \frac{16kT}{3G_m} [NF] \, BW$$
 (11)

where NF is defined as the noise factor and is given by $(g_{mM1} + g_{mMN} + g_{mMBN})/G_m$ and G_m is given by (8).

In (11), $16kT/3G_m$ represents a fundamental limit for the thermal noise level.

If flicker noise components for the MOS transistor biased in strong inversion are considered, the output referred noise current and the input referred noise voltage can approximately be computed by the following equations

$$i_{o,f}^{2} \cong \frac{2\frac{I_{B}}{M}}{C_{\text{ox}}^{2}L^{2}f} (k'_{n}K_{Fn} + 2k'_{p}K_{Fp})$$

$$v_{\text{int},f}^{2} = \int_{\text{BW}} v_{\text{in},f}^{2} df$$

$$\cong \frac{2\frac{I_{B}}{M}}{L^{2}C_{\text{ox}}^{2}G_{m}^{2}} (k'_{n}K_{Fn} + 2k'_{p}K_{Fp}) \ln\left[\frac{1}{\text{BW}}\right].$$
 (13)

In these equations, we have assumed that the dimensions of M1 and MN are of the same order of magnitude. Accounting for thermal and flicker noise components, the total noise power is computed as

$$v_{\text{int},t}^{2} \cong \frac{16kT}{3G_{m}} [\text{NF}] \text{BW} + \frac{2\frac{l_{\text{B}}}{M}}{L^{2}\text{C}_{\text{ox}}^{2}\text{G}_{\text{m}}^{2}} \cdot (k_{n}'K_{Fn} + 2k_{p}'K_{Fp}) \ln\left[\frac{1}{\text{BW}}\right]. \tag{14}$$

In accordance with these results, it can be noted that the noise level can be reduced if L is increased. If the flicker noise component is dominant I_B should be reduced as much as possible; but keeping large G_m values.

In this design, transistors MM, M1, and MN are biased near the weak inversion region where, low levels of bias current (<100 nA) with moderate transistor dimensions can easily be driven. Since the circuits are designed for very-low-frequency applications, the flicker noise components can be reduced to a few microvolts by using P-channel transistors and increasing the




Fig. 5. Scaling up a grounded capacitance. (a) Basic circuit. (b) Capacitance scaler using a cascode transistor.

gate area of the most critical ones. As a result, thermal noise could be even more important than flicker noise components.

IV. IMPLEMENTATION OF EFFECTIVE LARGE CAPACITORS
In OTA-C filters the pole's frequency is given by

$$f_o = \frac{G_m}{2\pi C_L} \tag{15}$$

then by making C_L larger, large small signal transconductances can be used leading to reductions in the noise level. An efficient technique for the design of large capacitors will now be presented.

The effective impedance of an element is inversely proportional to the input current, if more current is generated by the same input voltage the equivalent input impedance is reduced. In the case of capacitive impedances, the equivalent capacitance is increased. If the input current is sampled, amplified, and fed back to the input, then the equivalent impedance is scaled down by the current amplification factor. The resulting impedance will depends on both the current gain factor and the original impedance. A capacitive scaler based on this principle is shown in Fig. 5(a).

By using typical circuit analysis techniques it can be shown that the equivalent input impedance becomes

$$Z_{i} = \frac{v_{i}}{i_{i}} = \frac{1}{s(N+1)C_{i}} \tag{16}$$

or $C_L = (N+1)C_i$, where N is the scaling factor of the impedance scaler, defined as the ratio of the small signal transconductances of MSN and MS1, and C_i is the basic capacitor.

A. Design Considerations for the Impedance Scaler

1) Pole Frequency and Finite Impedance: When designing the capacitor scaler, the following design considerations must be taken into account. According to Fig. 5(a), C_i is connected in series with the impedance due to the diode connected transistor. Parasitic capacitances are represented by C_{p1} . Capacitor C_{p2} accounts for the parasitic capacitors associated with node v_i .

The output conductance of MSN should be considered because it limits the low frequency response of the equivalent capacitor. After taking into account these elements, the equivalent circuit is shown in Fig. 6.

By using typical circuit analysis techniques it can be shown that the small signal admittance becomes

$$\frac{i_{\text{in}}}{v_{\text{in}}} = g_{oMSN} + g_{oMSP} + sC_{p2}
+ s(N+1)C_{i} \frac{1 + s \frac{C_{i}}{(N+1)g_{mMS1}}}{1 + s \frac{C_{i} + C_{p1}}{g_{mMS1}}}.$$
(17)

From (17), the following three facts can be concluded.

- 1) $g_{oMSN} + g_{oMSP}$ is dominant at low frequencies, limiting the quality factor of the equivalent capacitor.
- 2) The precision of the equivalent capacitor is limited by both transistor mismatches (N-factor) and parasitic capacitors, which are accounted in C_{p2} .
- 3) The frequency response is limited by the parasitic pole located at $g_{mMS1}/(C_i+C_{p1})$. For proper operation, this pole must be placed at higher frequencies than the passband frequency, e.g., $g_{mMS1}/(C_i+C_{p1}) > 10\omega_o$. The zero is located at higher frequencies, and typically does not play an important role in the circuit.

Neglecting the pole-zero pair, the equivalent admittance can be approximated as

$$\frac{i_{\rm in}}{v_{\rm in}} = g_{oMSN} + g_{oMSP} + s[C_{p2} + (N+1)C_i].$$
 (18)

2) Noise: If $N\gg 1$ and accounting for the noise sources, it can be found that the scaler's output referred noise is approximately given by

$$i_{o,t}^{2} = i_{o,\text{th}}^{2} + i_{o,f}^{2}$$

$$\cong \frac{8kTN^{2}}{3} (g_{mMS1} + g_{mMSP}) + \frac{2I_{MSP}N^{2}}{C_{\text{ox}}^{2}L^{2}f} (k_{n}^{\prime}K_{Fn} + 2k_{p}^{\prime}K_{Fp}).$$
(19)




Fig. 6. Small signal circuit for the capacitor scaler.




Fig. 7. Microphotograph of the chip.

If these noise components are reflected to the integrator's input and are integrated over the filter's BW the integrated noise power due to the scaled capacitors becomes

$$\begin{split} v_{\mathrm{int},t}^2 &\cong \frac{8kTN^2}{3G_m} \left[\frac{g_{mMS1} + g_{mMSP}}{G_m} \right] \mathrm{BW} \\ &+ \frac{I_{MSP}N^2}{G_m^2 L^2 C_{ox}^2} \left(k_n' K_{Fn} + 2k_p' K_{Fp} \right) \ln \left[\frac{1}{\mathrm{BW}} \right]. \end{aligned} \tag{20}$$

From (20), it can be noted that thermal noise components could be the dominant ones because flicker noise components can be reduced by increasing L and reducing I_{MSP} . For this design, channel lengths of 100 μ m are employed. Because of its lower flicker noise constant, P channel transistors are used in the most critical parts of the design. The basic capacitor value is $C_i=5$ pF. To obtain a significant reduction in the noise level introduced by the impedance scalers, the transistors employed in this scheme are biased close to weak inversion where low bias current values (\approx 50 nA) are used [17]. The major drawback of this scheme is that for proper frequency operation of




Fig. 8. Experimental frequency response for the filter.

the impedance scaler, the parasitic pole must be placed at higher frequencies than the passband frequency, as discussed in Section IV-A. To this end, g_{mMS1} must be increased as much as possible. However, to mantain low noise levels in the impedance scaler the factor g_{mMS1} should be further reduced [see (20)]. This drawback is overcome if a cascode structure is used as shown in Fig. 5(b). In this architecture, C_i is connected to the cascode transistor MC instead of to the current mirror. It is well-known that noise contribution of cascode transistors is negligible. As a result of this, the noise performance is similar for both structures. Transistor MC can be optimized for frequency response. The scaling factor is controlled by MP1 and MPN. The current mirror should be optimized for both precision and noise. Thus, noise performance and frequency of operation for the impedance scaler of Fig. 5(b) are almost independent. In this paper, the impedance scaler was implemented using the circuit shown in Fig. 5(a).




Fig. 9. Measured output referred noise voltage density for the sixth-order low-pass filter.




Fig. 10. Measured harmonic distortion components for the single-ended filter.

V. EXPERIMENTAL RESULTS

The filter was fabricated in a double-poly double-metal 0.8- μ m CMOS process; a micro photograph of the chip is shown in Fig. 7. The active area is around 1 mm² without considering pads and an extra OTA.

The measured magnitude response for the filter is shown in Fig. 8. It can be observed in this plot that the -3-dB frequency is around 2.4 Hz. The dc gain is around -10 dB, instead of the ideal -6 dB, passband gain. This is due to the effects of the finite output resistance of the transistors. To overcome this drawback either larger channel lengths or cascode structures could be employed.

TABLE I
EXPERIMENTAL RESULTS FOR THE SINGLE-ENDED SIXTH-ORDER
2.4-Hz Filter

| Parameter | Measured |
|---|--------------------------|
| Filter order | 6th |
| Bandwidth | 2.4 Hz |
| Integrated Noise @ 0.1 – 2.4 Hz | $< 50 \mu\mathrm{V}$ |
| HD3 @ $V_{in}=100\mathrm{mV}$ | $< -60\mathrm{dB}$ |
| Dynamic Range @ THD $< -50 \mathrm{dB}$ | > 60 dB |
| PSRR, VDD @ 2.4 Hz | -65 dB |
| PSRR, VSS @ 2.4 Hz | -66 dB |
| Power Consumption | $10\mu\mathrm{W}$ |
| Power Supply | ±1.5 V |
| Active area | $\approx 1\mathrm{mm}^2$ |
| | |

The output referred noise density is shown in Fig. 9. Integrating the passband noise from 0.1–2.4 Hz gives us an input referred noise voltage below 50 μ V.

The measured harmonic distortion components for a 100-mV/500-mHz input signal are shown in Fig. 10. It can be noted, in this figure, that the harmonic distortion components are below -50 dB. Note that the dominant harmonic distortion is HD2, which can be further reduced by using fully differential structures. HD3 is around -70 dB and the dynamic range with the THD below -50 dB is approximately 60 dB.

The experimental results are summarized in Table I.

VI. CONCLUSION

It has been shown that linear voltage-to-current tranducers combined with current division and current cancellation techniques can be efficiently used for the implementation of lownoise low-distortion OTAs suitable for low-frequency applications. The efficiency of an impedance scaler scheme based on a simple current mirror has been experimentally demonstrated. It has been shown that high-performance very-low-frequency filters can be efficiently implemented in CMOS technologies.

ACKNOWLEDGMENT

The authors wish to thank R. Rojas and O. González for their support during the characterization of the chip.

REFERENCES

- J. D. Bronzino, The Biomedical Engineering Handbook: IEEE and CRC Press, 1995.
- [2] L. J. Stotts, "Introduction to implantable biomedical IC design," *IEEE Circuits Devices Mag.*, pp. 12–18, Jan. 1989.
- [3] W. Sansen and P. M. Van Peteghem, "An area-efficient approach to the design of very-large time constants in switched-capacitor integrators," *IEEE J. Solid-State Circuits*, vol. SC-19, pp. 772–780, Oct. 1984.
- [4] P. Kinget, M. Steyaert, and J. Van Der Spiegel, "Full analog CMOS integration of very large time constants for synaptic transfer in neural networks," *Analog Integrated Circuits Signal Proc.*, vol. 2, no. 4, pp. 281–295, 1992.
- [5] W. H. G. Deguelle, "Limitations on the integration of analog filters for frequencies below 10 Hz," in *IEEE Proc. ESSCIRC'88*, pp. 131–134.
- [6] P. Shah, "A fully integrated continuous-time 1 Hz lowpass filter with high-dynamic range and low distortion," in *IEEE Proc. ESSCIRC'93*, pp. 182–185.

- [7] Q. Huang and M. Oberle, "A 0.5-mW passive telemetry IC for biomedical applications," *IEEE J. Solid-State Circuits*, vol. 33, pp. 937–946, July 1998.
- [8] J. Silva-Martínez and J. Salcedo-Suñer, "IC voltage-to-current transducers with very-small transconductance," *Analog Integrated Circuits Signal Proc.*, vol. 13, pp. 285–293, 1997.
- [9] P. Garde, "Transconductance cancellation for operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-12, pp. 310–311, June 1977.
- [10] C. Ølgaard and I. R. Nielsen, "Noise improvement beyond the 'kT/C' limit in low frequency C-T filters," *IEEE Trans. Circuits Syst.—II*, vol. 43, pp. 560–569, Aug. 1996.
- [11] J. Silva-Martínez and A. Vázquez-González, "Impedance scalers for IC active filters," in *IEEE Proc. ISCAS* '98, vol. 1, Monterey, CA, pp. 151–153.
- [12] R. Castello and P. R. Gray, "Performance limitations in switched capacitor filters," *IEEE Trans. Circuits Syst. II*, vol. CAS-32, pp. 865–876, Sept. 1985.
- [13] K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems. New York: McGraw-Hill, 1994.
- [14] J. Silva-Martínez, M. Steyaert, and W. Sansen, "A large-signal very low distortion transconductor for high frequency applications," *IEEE J. Solid-State Circuits*, vol. 26, pp. 946–955, July 1991.
- [15] M. Banu and Y. Tsividis, "Detailed analysis of nonidealities in MOS fully integrated active RC filters based on balanced networks," Inst. Elec. Eng. Proc., pt. G, vol. 131, no. 5, pp. 190–196, Oct. 1984.
- [16] —, "Fully integrated active RC filters in MOS technology," IEEE J. Solid-State Circuits, vol. SC-18, pp. 644–651, Dec. 1983.
- [17] E. Vittoz, "Micropower techniques," in *Design of MOS VLSI Circuits for Telecommunications*, Y. Tsividis and P. Antognetti, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1985, ch. 4.

Sergio Solís-Bustos was born in Poza Rica, Veracruz, México, on February 29, 1972. He received the B.S. degree in electronics from the University of Puebla, Puebla, México, in 1993, the M.Sc. degree in electronics from the Instituto Nacional de Astrofísica Optica y Electrónica (INAOE), Puebla, México, in 1996, and is currently working toward the Ph.D. degree in the design of integrated circuits for medical applications at INAOE.

From September 1999 to January 2000, he was a Visiting Student in the Micro Integrated Systems Laboratory, University of Pavia, Pavia, Italy. He is currently with the Mexico Center for Semiconductor Technology (MCST), Motorola Semiconductor Products Sector, Puebla, México. His field of research is on the design of integrated circuits for communications and medical applications.

José Silva-Martínez (SM'98) was born in Tecamachalco, Puebla, México. He received the B.S. degree in electronics from the Universidad Autónoma de Puebla, Puebla, México, in 1979, the M.Sc. degree from the Instituto Nacional de Astrofísica Optica y Electrónica (INAOE), Puebla, México, in 1981, and the Ph.D. degree from the Katholieke Universitei Leuven, Leuven, Belgium.

From 1981 to 1983, he was with the Electrical Engineering Department, INAOE, where he was involved with switched-capacitor circuits design. In 1983, he joined the Department of Electrical Engineering, Universidad Autónoma de Puebla, where he remained until 1993. From 1985 to 1986, he was a Visiting Scholar in the Electrical Engineering Department, Texas A&M University. In 1993, he re-joined the Electronics Department, INAOE, and from May 1995 to December 1998, was the Head of the Electronics Department. He is currently with the Department of Electrical Engineering, Texas A&M University, at College Station, TX. His current field of research is in the design and fabrication of integrated circuits for communication and biomedical applications.

Dr. Silva-Martínez has served as the IEEE CAS Vice President Region-9 in 1997 and 1998 and the Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS IEEE-CAS Associated Editor during this same period. He was a co-recipient of the 1990 European Solid-State Circuits Conference Best Paper Award.

Franco Maloberti (SM'87–F'96) received the Laurea degree in physics (*Summa cum Laude*) from the University of Parma, Parma, Italy, in 1968, and the Doctorate Honoris Causa degree in electronics from the Instituto Nacional de Astrofísica, Optica y Electrónica (INAOE), Puebla, México, in 1996.

He is currently a Professor of electrical engineering at the Texas A&M University at College Station, where he holds the TI/J. Kilby Chair. He joined the University of L'Aquila in 1968, then the University of Pavia, Pavia, Italy, from 1967 to 2000. In 1993, he was a Visiting Professor at ETH-PEL, Zurich, Switzerland, where was involved with electronic interfaces for sensor systems. He is currently on leave from the University of Pavia. His professional expertise is in the design, analysis, and characterization of integrated circuits and analog digital applications, mainly in the areas of switchedcapacitor circuits, data converters, interfaces for telecommunication and sensor systems, and CAD for analog and mixed AD design. He has authored or co-authored over 230 papers, two books, and holds 15 patents.

Prof. Maloberti is a member of the Italian Electotechnical and Electronic Assocition (AEI). He was an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—Part II: ANALOG AND DIGITAL SIGNAL PROCESSING. He is a former IEEE CAS Vice President-Region 8. He is the President-Elect of the IEEE Sensor Council. He was a 1992 recipient of the XII Pedriali Prize for his technical and scientific contributions to Italian industrial production. He was co-recipient of the 1996 Institution of Electrical Engineers (IEE), U.K., Fleming Premium. He received the 1999 IEEE CAS Society MeritoriousService Award, the 1999 CAS Society Golden Jubilee Medal, and the IEEE Millenium Medal.

Edgar Sánchez-Sinencio (F'92) was born in Mexico City, México, on October 27, 1944. He received the Professional degree in communications and electronic engineering from the National Polytechnic Institute of Mexico, Mexico City, México, in 1966, the M.S.E.E. degree from Stanford University, Stanford, CA, in 1970, and the Ph.D. degree from the University of Illinois at Champaign-Urbana in 1973.

He was a Research Assistant at the Coordinated Science Laboratory, University of Illinois, from September 1971 to August 1973. In 1974, he held an industrial Post-Doctoral position with the Central Research Laboratories, Nippon Electric Company, Ltd., Kawasaki, Japan. From 1976 to 1983 he was the Head of the Department of Electronics at the Instituto Nacional de Astrofísica, Optica y Electrónica (INAOE), Puebla, México. He was a Visiting Professor in the Department of Electrical Engineering at Texas A&M University, College Station, TX during the academic years of 1979–1980 and 1983–1984. He is currently the TI Analog Engineering Chair Professor at Texas A&M University.

Dr. Sánchez-Sinencio was the General Chairman of the 1983 26th Midwest Symposium on Circuits and Systems. From 1985 to 1988, he was an Associate Editor of News and Events for the IEEE Circuits and Devices Magazine, and an Associate Editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS from 1985 to 1987. He was an Associate Editor for the IEEE TRANSACTIONS ON NEURAL NETWORKS. He is the former Editor-in-Chief of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-PART II: ANALOG AND DIGITAL SIGNAL PROCESSING. He is co-author of the book Switched Capacitor Circuits (Van Nostrand-Reinhold 1984), and co-editor of the book Low Voltage/Low-Power Integrated Circuits and Systems, (Piscataway, NJ: IEEE Press, 1999). He is a former President of the IEEE Circuits and Systems Technical Committee on Neural Systems and Applications and CAS Technical Committee on Analog Signal Processing. He received the 1995 Guillemin-Cauer for his work on Cellular Networks. He is a former IEEE CAS Vice President-Publications. He was also the co-recipient of the 1997 Darlington Award for his work on high-frequency filters. His present research interests are in the area of active filter design, RF-Communication circuits and analog and mixed-mode circuit design.