# NCTU-EE ICLAB - Spring 2018

# **Final Project**

# **Design: Gradient Descent**

#### **Data Preparation**

1. Extract test data from TA's directory:

% tar xvf ~iclabta01/GD.tar

### **Design Description**

For your final project, you have to implement *Gradient Descent* on a polynomial function that is convex. Gradient descent is a 1<sup>st</sup> iterative optimization algorithm for finding the minimum of a function. Convergence is guaranteed if the function that you are optimizing on is convex. In this project a 2<sup>nd</sup> order polynomial is given as:

$$f(x) = Dx^2 + Bx + C \tag{1}$$

where  $D, B, C \in \mathbb{R}$ . Gradient descent is an iterative algorithm that has the following form:

$$\hat{x} = x - \alpha \frac{df}{dx} \tag{2}$$

where  $\hat{x}$  is the updated value of x given an update of  $\alpha \frac{df}{dx}$  ( $\alpha \in \mathbb{R}^+$ ). The derivative of f(x) with respect to x is given as:

$$\frac{df}{dx} = 2Dx + B \tag{3}$$

To keep the notations simple for our project, we take the denominator away on the first term resulting in:

$$\frac{df}{dx} = Ax + B \tag{4}$$

where A = 2D.

An illustration of how gradient descent work is shown below:




Figure 1: Gradient Descent Example

As we can see from Figure 1, it takes 3 iterations for us to find the value of x that corresponds to the minimum of f(x) where the update of x is as given in Equation 2.

In this project, you'll be working with 2's complement signed values that requires fixed-point representation. An example of fixed-point representation is shown below:




Figure 2: Fixed-point representation

This project is designed in such a way where you have to balance between the *number* of iterations, total error and area. (The total error is the cumulative error from the value of x you found from the exact solution of x).

#### **Hints**

You have to design your own pattern to test your design.

Note that from Equation 4, we have the following properties to keep the objective function in Equation 1 convex:

- $A \in \mathbb{Z}^+$
- $B \in \mathbb{Z}$


Two files are prepared for you to test your design:

input.txt



Format: A,B System Integration Contract of the Integration

output.txt



# **Inputs and Output**

Input	Bit	Definition	Note
signal	width	FEC PLL	
clk	1	Clock	
rst_n	1	Asynchronous active-low reset	
in_valid	1	Enable input signal	
in_A	4	Parameter A of Equation 4	Signed.
			>0
in_B	4	Parameter B of Equation 4	Signed.

Output	Bit	Definition	Note
signal	width		
out_valid	1	Enable output check	
		Value of $x$ corresponding to	Signed. Fixed point.
out_data	21	the minimum value for $f(x)$ in	Integer Part: 5 bits
		Equation 1	Fractional Part: 16 bits

# **Specifications**

- 1. Top module name : **GD** (File name : **GD.v**)
- 2. Do not use closed-form approach to get the results in hardware implementation. Doing so will result in 0 score for this project.
- 3. Upon convergence, the error  $(|x actual \ value|)$  of should be **below 0.05** to be considered correct.
- 4. It is **asynchronous** reset and **active-low** architecture.
- 5. The reset signal would be given only once at the beginning of simulation. All output signals should be **zero** after the reset signal is asserted.
- 6. The max clock period of the design is **5ns** for gate-level and **10ns** for Post-Sim. You can optimize the clock cycle.
- 7. The in data will be given when in valid pulls up.
- 8. Once you have to optimum value for x,  $out\_valid$  will pull up and the pattern will check the value of the output pins  $out\ data$ .
- 9. The input delay is set to **0.5\*clock cycle**.
- 10. The output delay is set to **0.5\*clock cycle**, and the output loading is set to **0.05**.
- 11. The synthesis result of data type **cannot** include any latches.
- 12. After synthesis, you can check **GD** area and **GD** timing. The area report is valid when the slack in the end of timing report should be **non-negative**.
- 13. Area of your design must lower than 50000.
- 14. Your design should output its result within 4000 cycles.
- 15. The gate level simulation cannot include any timing violations without the notimingcheck command.
- 16. The input delay of clk and rst n should be zero.
- 17. Using top wire load mode and compile ultra.

//------//

- 1. If you have wrong modification of this part, layout part will be treated as failed.
- 2. Timing Constraint

You have to modify the values related to clock period and following timing specifications. TA will check this file.

- 3. Core power pad and Pad power pad
  - (a) At least one pair at each side.
- 4. Floor planning
  - (a) Core Size:

Define by user, but it matters your performance

## (b) Core to IO boundary:

Each side must be more than 100

#### 5. Power planning

### (a) Core Ring

Top & Bottom: metal layer must be odd and width is 9.

Left & Right: metal layer must be even and width is 9.

Each side must be wire group, interleaving, and at least 4 pairs.

#### **(b)** Stripes

Vertical: metal layer must be even and width is at least 2.

Horizontal: metal layer must be odd and width is at least 2.

Both two directions must be at least 3 pairs.

# 6. Timing analysis results

(a) Timing Slack:

NO negative slacks after setup/hold time analysis (include SI).


(b) Design Rule Violation (DRV)

The DRV of (fanout, cap, tran) should be all 0 after setup/hold time analysis (include SI).

#### 7. Design verification results

- (a) Layout vs. Schematic (LVS) NO LVS violations after "verify connectivity".
- (b) Design Rule Check (DRC) NO DRC violations after "verify geometry".

### **Block Diagram**



#### **Grading Policy**

# 1. Grading policy:

• Gate level simulation: 10%

• APR correctness: 10%

- Post simulation: 10%
- Performance:
  - Accuracy: 40%
  - Total simulation time: 20%
  - Gate level Area: 5%
  - APR area: 5%
- 2. Please upload the following file on e3 platform before noon (12:00 p.m.) on June. 25:

 $\mathsf{em}$  Integration  $\mathsf{l}$ 

- GD\_iclabXX.v (XX = Your account) \

{cycle\_delay\_gate}\_{cycle\_delay\_post}.txt

- Ex. GD\_iclab99.v ` GD\_iclab99\_5\_9.txt
- > APR
  - CHIP iclabXX.v
  - CHIP iclabXX.sdf
  - CHIP iclabXX.io
  - CHIP\_ iclabXX.sdc
  - iclabXX.inn.dat.tar
    - (unix% tar cvf iclabXX.inn.dat.tar iclabXX.inn.dat/)
- iclabXX.inn
- 3. Template folders and reference commands:

01 RTL/ (RTL simulation)

./01 run

02\_SYN/ (Synthesis)

./01\_run\_dc

(Check the design if there's latch or not in syn.log)

(Check the design's timing in /Report/**GD.**timing)

03\_GATE / (Gate-level simulation) ./01\_run

04 MEM/ (Memory files) (no need to modify)

05 APR/ (back-end APR) ./01 combine

./02 run uniquify

./09 clean up (clean all log and command files)

06\_POST\_SIM/(Post-layout simulation) ./01\_run

#### **Example Waveform**



