

# NCTU-EE IC LAB – Spring 2018

## Lab01 Exercise

### Design: Booth Multiplier

#### Data Preparation

1. Extract test data from TA's directory:  
`% tar xvf ~iclabta01/Lab01.tar`
2. The extracted LAB directory contains:
  - a. Practice/ : example code
  - b. Exercise/ : your design

#### Design Description and Examples

**Booth algorithm is a multiplication operation that multiplies two numbers in two's complement notation. The detail algorithm is described as below:**

1. Find the second and the third biggest of the five inputs and execute with Booth algorithm.
2. Assume that the multiplicand  $m$  is  $x$ -bit and multiplier  $r$  is  $y$ -bit. Initialize a register  $P$  for the final result, and the length is  $x+y+1$  bits. The initial value of  $P$  is  $0(x \text{ bits})\_r(y \text{ bits})\_0(1 \text{ bit})$ .
3. The rightmost 2 bits used for the selection of different executions.

LSB	Execution
00	No execution
01	Add $m$ to the left part of $P$
10	Subtract $m$ from the left part of $P$
11	No execution

3. **Arithmetically shift** 1 bit on  $P$
4. Repeat the step (2) and (3) for  $y$  times.
5. The final answer is obtained by dropping the LSB from  $P$ .

The summary of the description and specifications are as followings:

Input Signal	Bit Width	Description
in_1	6	signed input
in_2	6	signed input
in_3	6	signed input

in_4	6	signed input
in_5	6	signed input
<b>Output Signal</b>	<b>Bit Width</b>	<b>Description</b>
out	12	Product

### Examples:

Assume in\_1 = 0000 , in\_2 = 0010 , in\_3 = 0111 , in\_4 = 0110 , in\_5 =0001

The third biggest input is 0010,and the second biggest input is 0110

**0010\*0110**

Iteration	Multiplicand	Execution	P
<b>0</b>	<b>0010</b>	<b>initial</b>	<b>0000_0110_0</b>
<b>1</b>	<b>0010</b>	<b>LSB:00 no execution</b>	<b>0000_01100</b>
	<b>0010</b>	Arithmetically shift 1 bit on P	<b>0000_00110</b>
<b>2</b>	<b>0010</b>	<b>LSB:10 Subtract m from the left part of P.</b>	<b>1110_00110</b>
	<b>0010</b>	Arithmetically shift 1 bit on P	<b>1111_00011</b>
<b>3</b>	<b>0010</b>	<b>LSB:11 no execution</b>	<b>1111_00011</b>
	<b>0010</b>	Arithmetically shift 1 bit on P	<b>1111_10001</b>
<b>4</b>	<b>0010</b>	<b>LSB:01 Add m to the left part of P.</b>	<b>0001_10001</b>
	<b>0010</b>	Arithmetically shift 1 bit on P	<b>0000_11000</b>

**Out = 0000\_1100**

### Inputs

---

1. The signal in\_1, in\_2, in\_3, in\_4,in\_5 are signed 6-bit inputs.

### Outputs

---

The signal **out** is signed 12-bit. This represents the product of two input.

## Specifications

---

1. You can **ONLY** use Booth algorithm to complete the multiplication .
2. Top module name : Booth (File name: Booth.v)
3. Input pins : in\_1[5:0], in\_2[5:0], in\_3[5:0], in\_4[5:0], in\_5[5:0],
4. Output pins : out[11:0]
5. The maximal delay is **15ns**. You can choose the delay you want, but it must be less than 15ns. The delay of your design will influence your grade.


**Note:** Change the parameter **Max\_Delay** in 02\_SYN/syn.tcl if you want to compress your cycle time.

```
#-----  
# Global Parameters  
#-----  
set DESIGN "Booth"  
set MAX_Delay 10
```

6. After synthesis, check the “Booth.area” and “Booth.timing” in the folder “Report”. The area report is valid only when the slack in the end of “Booth.timing” is non-negative.
7. The synthesis result **cannot** contain any **latch**.  
**Note:** You can check if there is a latch by searching the keyword “**Latch**” in 02\_SYN/syn.log

## Block Diagram

---



## Grading Policy

---

The performance is determined by the area and delay of your design. The less cost your design has, the higher grade you get.

Function Validity: 70%

Performance: 30% (Total simulation time: 15%, area: 15%)

## Note

---

1. Please upload the following file on e3 platform before **12:00 at noon on Sep. 25**:  
**Booth\_iclab??v** and **latency\_iclab??txt** (latency is the smallest latency you use)

in synthesis, ?? is your account no.)

Ex: Booth\_iclab99.v, 5.5\_iclab99.txt

## 2. Template folders and reference commands:

In RTL simulation, the name of template folder and reference commands is:

01\_RTL:

**“./01\_run”**

02\_SYN/ (Synthesis):

**./01\_run\_dc**

(Check **latch** by searching the keyword “**Latch**” in 02\_SYN/syn.log)

(Check the design’s timing in /Report/Booth.timing)

03\_GATE\_SIM/ (GL simulation):

**./01\_run**

You can key in **./09\_clean\_up** to clear all log files and dump files in each folder

## Example Waveform

Input and output signal:

