






Design	ZYNQ-CORE				
Size A4	Page Name 01_Block Diagram				
Date:	Monday, October 14, 2019 Sheet 1		of	11	








Design	Design Name ZYNQ-CORE						
Size A4	Page Name 02_FPGA Bank0 Rev 1.0					[
Date:	Thursday,	June 13, 2019	Sheet	2	of	11	
















SETH MDIO [11] Design Name PS_MIO53_501 **ZYNQ-CORE** PS SRST B B10 R25 10K + 1.8V PS_SRST_B_501 R0402 Size Page Name Rev 04 FPGA Bank500, Bank501 Α4 1.0 Zynq7010/7020 Thursday, June 13, 2019 Sheet














Design Name ZYNQ-CORE								
Size A4	Page Name 08_eMMC					Rev 1.0		
Date:	Monday, 0	October 14, 2019	Sheet	8	of	11		










Power On Sequnce: 1.0V -> 1.8V -> 1.5V -> 3.3V -> VCCIO










Design Name ZYNQ-CORE						
Size A3	Page Name 09_Power					Rev 1.0
Date:	Thursday, June 13, 2019	Sheet	9	of	- 11	•



Design Name ZYNQ-CORE								
Size A4	Page Name 10_CONNECTOR					Rev 1.0		
Date:	Thursday,	June 13, 2019	Sheet	10	of	11		

