








Design Name			
ZYNQ-CORE			
Size	Page Name		Rev
A4	01_Block Diagram		1.0
Date:	Monday, October 14, 2019	Sheet	1 of 11




Design Name			
ZYNQ-CORE			
Size	Page Name	Rev	
A4	02_FPGA Bank0	1.0	
Date:	Thursday, June 13, 2019	Sheet	2 of 11



Design Name			
ZYNQ-CORE			
Size	Page Name	Rev	
A4	03_FPGA Bank13,Bank34,Bank35	1.0	
Date:	Thursday, June 13, 2019	Sheet	3 of 11




VOLTAGE/JTAG/PLL OPTION




启动的时候MIO7和MIO8作为输入来配置ZYNQ
 复位完成后MIO7和MIO8作为输出
 MIO8接1表示bank500电压设置为3.3v
 MIO7接0表示bank501电压设置为1.8v






POWER ON RESET







Design Name		
ZYNQ-CORE		
Size A4	Page Name 04_FPGA Bank500,Bank501	Rev 1.0
Date: Thursday, June 13, 2019	Sheet 4	of 11




Design Name			
ZYNQ-CORE			
Size	Page Name		Rev
A4	05_FPGA Bank502		1.0
Date:	Thursday, June 13, 2019	Sheet	5 of 11












Design Name			
ZYNQ-CORE			
Size	Page Name		Rev
A4	08_eMMC		1.0
Date:	Monday, October 14, 2019	Sheet	8 of 11




Power On Sequence:
1.0V -> 1.8V -> 1.5V -> 3.3V -> VCCIO



Design Name			
ZYNQ-CORE			
Size	Page Name	Rev	
A3	09_Power	1.0	
Date:	Thursday, June 13, 2019	Sheet	9 of 11



Design Name			
ZYNQ-CORE			
Size	Page Name		Rev
A4	10_CONNECTOR		1.0
Date:	Thursday, June 13, 2019	Sheet	10 of 11



Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<RevCod>
Date:	Thursday, June 13, 2019	Sheet 11 of 11