

Sequential Logic

- Digital state: the D-Register
- Timing constraints for D-Registers
- Specifying registers in Verilog
- Blocking and nonblocking assignments
- Verilog execution semantics: concurrency & nondeterminism
- Examples

Reminder: Lab #2 due Thursday

6.111 Fall 2014 Lecture 4

Examples

parameter MSB = 7; // defines msb as a constant value 7

parameter E = 25, F = 9; // defines two constant numbers

parameter BYTE_SIZE = 8, BYTE_MASK = BYTE_SIZE - 1;

parameter [31:0] DEC_CONST = 1' b1; // value converted to 32 bits

parameter NEWCONST = 3' h4; // implied range of [2:0]

parameter NEWCONS = 4; // implied range of at least [31:0]

Verilog Summary

- Verilog Hardware description language not software program.
- A convention: lowercase for variables, UPPERCASE for parameters

module blob

#(parameter WIDTH = 64, // default width: 64 pixels

HEIGHT = 64, // default height: 64 pixels

COLOR = 3 'b111) // default color: white

(input [10:0] x,hcount, input [9:0] y,vcount, output reg [2:0] pixel);


endmodule

wires
wire a,b,z; // three 1-bit wires
wire [31:0] memdata; // a 32-bit bus
wire [7:0] b1,b2,b3,b4; // four 8-bit buses
wire [WIDTH-1:0] input; // parameterized bus

6.111 Fall 2014 Lecture 4 2

Something We Can't Build (Yet)


What if you were given the following design specification:



6.111 Fall 2014 Lecture 4 3 6.111 Fall 2014 Lecture 4

Digital State

One model of what we'd like to build



Plan: Build a Sequential Circuit with stored digital STATE -


- · Memory stores CURRENT state, produced at output
- · Combinational Logic computes
 - NEXT state (from input, current state)
 - OUTPUT bit (from input, current state)
- State changes on LOAD control input


Lecture 4

- When Output depends on input and current state, circuit is called a Mealy machine. If Output depends only on the current state, circuit is called a Moore machine.

Our next building block: the D register


The edge-triggered D register: on the rising edge of CLK, the value of D is saved in the register and then shortly afterwards appears on Q.






6.111 Fall 2014 Lecture 4

D-Register Timing - I



6.111 Fall 2014




 t_{PD} : maximum propagation delay, CLK \rightarrow Q

 t_{CD} : minimum contamination delay, CLK \rightarrow Q

t_{SETUP}: setup time How long D must be stable before the rising edge of CLK

t_{HOLD}: hold time How long D must be stable after the rising edge of CLK

D-Register Timing - II



6.111 Fall 2014 Lecture 4

Single-clock Synchronous Circuits

Does that symbol register?


We'll use Registers in a highly constrained way to build digital

Single-clock Synchronous Discipline

- No combinational cycles
- Single clock signal shared among all clocked devices (one clock domain)
- Only care about value of combinational circuits just before rising edge of clock
- Clock period greater than every combinational delay
- Change saved state after noiseinducing logic transitions have stopped!

6.111 Fall 2014 Lecture 4

D-Register Timing With Skew



CLK_{rea2} rising edge might fall

6.111 Fall 2014

In the real world the clock signal arrives at different registers at different times. The difference in arrival times (pos or neg) is called the *clock skew t_{skew}*. $\dagger_{\text{skew}} = \dagger_{\text{Rn,clk2}} - \dagger_{\text{Rn,clk1}}$

We can update our two timing constraints to reflect the worst-case skew

Setup time: $t_{Rn,clk} = t_{Rn+1,clk}$ †Rn,clk1+†PD,reg1+†PD,logic +†SETUP,reg2 ≤ †Rn+1,clk2 †PD,reg1+†PD,logic+ †SETUP,reg2 ≤ †CLK + †skew

Hold time:

†_{Rn,clk1}+†_{CD,req1}+†_{CD,logic} ≥ †_{Rn,clk2}+†_{HOLD,req2} † CD, reg1+† CD, logic ≥ † HOLD, reg2+ † skew


Thus clock skew increases the minimum cycle time of our design and makes it harder to meet register hold times.

Which skew is tougher to deal with (pos or neg)?


anywhere in this region.


Delay Estimation: Simple RC Networks

Lecture 4




6.111 Fall 2014





RC Equation



$$V_c = 5 \left(1 - e^{-\frac{t}{RC}} \right)$$

$$V_s = 5 \text{ V}$$

Switch is closed t<0

Switch opens t>0

$$V_{s} = V_{R} + V_{C}$$

$$V_{s} = i_{R}R + V_{c} \quad i_{R} = C\frac{dV_{c}}{dt}$$

$$V_{s} = RC\frac{dV_{c}}{dt} + V_{c}$$


$$\mathbf{v}_{s} = \frac{1}{dt} + \mathbf{v}_{c}$$

$$V_c = V_s \left(1 - e^{-\frac{t}{RC}} \right)$$

12


6.111 Fall 2014 Lecture 4

Clocks are Not Perfect: Clock Skew




6.111 Fall 2014 Lecture 4

Positive and Negative Skew



Launching edge arrives before the receiving edge




Receiving edge arrives before the launching edge

>Adapted from J. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits: A Design Perspective" Copyright 2003 Prentice Hall/Pearson.


6.111 Fall 2014 Lecture 4 14

Clocks are Not Perfect: Clock Jitter



 $T > t_c - q + t_{logic} + t_{su} + 2t_{jitter}$

Sequential Circuit Timing



Questions:

• Constraints on t_{CD} for the logic? >1 ns

• Minimum clock period? \Rightarrow 10 ns $(t_{PD,R}+t_{PD,L}+t_{SETUP,R})$

• Setup, Hold times for Inputs? $\begin{aligned} & +_{\text{SETUP,Input}} = +_{\text{PD,L}} + +_{\text{SETUP,R}} \\ & +_{\text{HOLD,Input}} = +_{\text{HOLD,R}} - +_{\text{CD,L}} \end{aligned}$

This is a simple Finite State Machine ... more on next time!

6.111 Fall 2014 Lecture 4 15 6.111 Fall 2014 Lecture 4 16


13

The Sequential always Block

Edge-triggered circuits are described using a sequential always block

Combinational

<u>Sequential</u>



6.111 Fall 2014 Lecture 4 17

Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- Blocking assignment (=): evaluation and assignment are immediate

```
always @(*) begin

x = a \mid b; // 1. evaluate a|b, assign result to x

y = a \land b \land c; // 2. evaluate a\landb\landc, assign result to y

z = b \& \sim c; // 3. evaluate b\&(\sim c), assign result to z

end
```

Nonblocking assignment (<=): all assignments deferred to end of simulation time step after <u>all</u> right-hand sides have been evaluated (even those in other active always blocks)

Sometimes, as above, both produce the same result. Sometimes, not!

Importance of the Sensitivity List

- The use of posedge and negedge makes an always block sequential (edge-triggered)
- Unlike a combinational always block, the sensitivity list does determine behavior for synthesis!

D-Register with synchronous clear D-Register with asynchronous clear module dff_sync_clear(module dff_sync_clear(input d, clearb, clock, input d, clearb, clock, output reg q output reg q always @(posedge clock) always @(negedge clearb or posedge clock) if (!clearb) q <= 1'b0: if (!clearb) q <= 1'b0;</pre> else q <= d; else $q \ll d$; end endmodule endmodule

always block entered only at each positive clock edge

always block entered immediately when (active-low) clearb is asserted

Note: The following is incorrect syntax: always @(clear or negedge clock)


If one signal in the sensitivity list uses posedge/negedge, then all signals must.

 Assign any signal or variable from only one always block. Be wary of race conditions: always blocks with same trigger execute concurrently...

6.111 Fall 2014 Lecture 4 18

Assignment Styles for Sequential Logic

What we want: Register Based Digital Delay Line



Will nonblocking and blocking assignments both produce the desired result? ("old" means value before clock edge, "new" means the value after most recent assignment)

```
module nonblocking(
  input in, clk,
  output reg out
);
  reg q1, q2;
  always @(posedge clk) begin
   q1 <= in;
   q2 <= q1;  // uses old q1
   out <= q2;  // uses old q2
  end
endmodule</pre>
```

```
module blocking(
  input in, clk,
  output reg out
);
  reg q1, q2;
  always @(posedge clk) begin
   q1 = in;
   q2 = q1;    // uses new q1
   out = q2;    // uses new q2
  end
endmodule
```

6.111 Fall 2014 Lecture 4

Use Nonblocking for Sequential Logic

```
always @(posedge clk) begin


q1 <= in;

q2 <= q1;  // uses old q1

out <= q2;  // uses old q2

end
```

"At each rising clock edge, q1, q2, and out simultaneously receive the old values of in, q1, and q2."



6,111 Fall 2014

"At each rising clock edge, q1 = in. After that, q2 = q1. After that, out = q2. Therefore out = in."

23

```
in D Q ou q1
clk q2
```

- Blocking assignments <u>do not</u> reflect the intrinsic behavior of multistage sequential logic
- Guideline: use <u>nonblocking</u> assignments for sequential <u>always</u> blocks

6.111 Fall 2014 Lecture 4 21

Sequential always block style

```
// There are two styles for creating this sample divider. The
// first uses sequential always block for state assignment and
// a combinational always block for next-state. This style tends
// to result in fewer errors.
// An alternate approach is to use a single always block. An example
// of a divide by 5 counter will illustrate the differences
                                              // Single always block
// Sequential always block with a
// combinational always block
                                               reg [3:0] count2;
reg [3:0] count1, next_count1;
                                               always @(posedge clk) begin
always @(posedge clk)
                                               if (reset) count2 <= 0;
  count1 <= next count1;
                                                  else count2 <=
                                                       (count2 == 4) ? 0 : count2 + 1;
 always @* begin
                                                end
  if (reset) next_count1 = 0;
  else next count1 =
                                                assign enable2 = (count2 == 4);
    (count1 == 4) ? 0 : count1 + 1;
  end
assign enable1 = (count1 == 4);
```

Lecture 4

always block

- Sequential always block: always @(posedge clock)
- Combinatorial always block: always @ * USE =
- Results of operators (LHS) inside always block (sequential and combinatorial) must be declared as "reg"
- Equivalent Verilog

 case statements must be used within an always block; include default case

6.111 Fall 2014 Lecture 4 22

Coding Guidelines

The following helpful guidelines are from the Cummings paper. If followed, they ensure your simulation results will match what they synthesized hardware will do:

- 1. When modeling sequential logic, use nonblocking assignments.
- 2. When modeling latches, use nonblocking assignments.
- 3. When modeling combinational logic with an always block, use blocking assignments.
- 4. When modeling both sequential and "combinational" logic within the same always block, use nonblocking assignments.
- 5. Do not mix blocking and nonblocking assignments in the same always block.
- 6. Do not make assignments to the same variable from more than one always block.
- 7. Use \$strobe to display values that have been assigned using nonblocking assignments.
- 8. Do not make assignments using #0 delays.

For more info see: http://www.sunburst-design.com/papers/CummingsSNUG2002Boston_NBAwithDelays.pdf

#1 thing we will be checking in your Verilog submissions!


6.111 Fall 2014 Lecture 4 24

Guideline 4: Sequential and "combinatorial" logic in the same always block

```
module nbex1
                                          module nbex2
 (output reg q,
                                            (output q,
  input clk, rst_n,
                                            input clk, rst_n,
  input a, b);
                                            input a, b);
  reg y;
                                            reg q;
  always @(a or b)
                                             always @(posedge clk or
                            Combinatorial
  y = a^b; \leftarrow
                                                        negedge rst_n)
                                               if (!rst_n) q \leftarrow 1'b0;
  always @(posedge clk or
                                                else q \leftarrow a \cdot b;
             negedge rst_n)
   if (!rst_n) q \leftarrow 1'b0;
                                          endmodule
   else q \leftarrow y;
                                                        Combinatorial logic
endmodule
```

6.111 Fall 2008 Lecture 4 25

= vs. <= inside always




Rule: <u>always</u> change state using <= (e.g., inside always @(posedge clk)...)

6.111 Foll 2014


Lecture 4

26

Implementation for on/off button



module onoff(input button, output reg light);
 always @(posedge button) light <= ~light;
endmodule</pre>



Synchronous on/off button

When designing a system that accepts many inputs it would be hard to have input changes serve as the system clock (which input would we use?). So we'll use a single clock of some fixed frequency and have the inputs control what state changes happen on rising clock edges.

For most of our lab designs we'll use a 27MHz system clock (37ns clock period).

28

6.111 Fall 2014 Lecture 4 27 6.111 Fall 2014 Lecture 4

Resetting to a known state

Usually one can't rely on registers powering-on to a particular initial state*. So most designs have a RESET signal that when asserted initializes all the state to known, mutually consistent initial values.

* Actually, our FPGAs will reset all registers to 0 when the device is programmed. But it's nice to be able to press a reset button to return to a known state rather than starting from scratch by reprogramming the device.

6.111 Fall 2014 Lecture 4 29


Clocks are fast, we're slow!

The circuit on the last slide toggles the light on every rising clock edge for which button is 1. But clocks are fast (27MHz!) and our fingers are slow, so how do we press the button for just one clock edge? Answer: we can't, but we can add some state that remembers what button was last clock cycle and then detect the clock cycles when button changes from 0 to 1.


6.111 Fall 2014 Lecture 4

Asynchronous Inputs in Sequential Systems

What about external signals?



When an asynchronous signal causes a setup/hold violation...





Q: Which cases are problematic?

Asynchronous Inputs in Sequential Systems

All of them can be, if more than one happens simultaneously within the same circuit.

Guideline: ensure that external signals directly feed exactly one flip-flop






This prevents the possibility of I and II occurring in different places in the circuit, but what about metastability?

6.111 Fall 2014 Lecture 4 31 6.111 Fall 2014 Lecture 4 32

Handling Metastability

- Preventing metastability turns out to be an impossible problem
- High gain of digital devices makes it likely that metastable conditions will resolve themselves quickly
- Solution to metastability: allow time for signals to stabilize




How many registers are necessary?


- Depends on many design parameters (clock speed, device speeds, ...)
- · In 6.111, a pair of synchronization registers is sufficient

6.111 Fall 2014 Lecture 4 33

One last little problem...

Mechanical buttons exhibit contact "bounce" when they change position, leading to multiple output transitions before finally stabilizing in the new position:





36

6.111 Fall 2014 Lecture 4 34


On/off button: final answer

```
module onoff_sync(input clk, reset, button_in,
                  output reg light);
  // synchronizer
  reg button,btemp;
  always @(posedge clk)
    {button,btemp} <= {btemp,button_in};
  // debounce push button
  wire bpressed:
  debounce db1(.clock(clk),.reset(reset),
               .noisy(button),.clean(bpressed));
  reg old_bpressed; // state last clk cycle
  always @ (posedge clk) begin
    if (reset)
      begin light <= 0; old_bpressed <= 0; end</pre>
    else if (old_bpressed==0 && bpressed==1)
      // button changed from 0 to 1
      light <= ~light;</pre>
    old_bpressed <= bpressed;</pre>
  end
endmodule
```

Example: A Simple Counter

Isn't this a lot like

Exercise 1 in Lab 2?



6.111 Fall 2014 Lecture 4 35 6.111 Fall 2014 Lecture 4