


## DECA CHALLENGE LAB 2

- For this challenge, I first implemented a 8bit x 8bit multiplier using the design in lecture 3.

- Extending it from  $3 \times 3 \rightarrow 8 \times 8$ .



This basically does the following:

takes two inputs A, B (8 bits):

$$\begin{array}{r} \text{Suppose } A = 01101110 \\ B = 00111010 \end{array} \Rightarrow \begin{array}{r} 0\ 0\ 1\ 1\ 1\ 0\ 1\ 0 \\ \times 0\ 1\ 1\ 0\ 1\ 1\ 1\ 0 \\ \hline + 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0 \\ + 0\ 0\ 1\ 1\ 0\ 1\ 0\ 0 \end{array}$$


(first stage of the multiplier)

it checks every bit of A (using a 2-mux) to see if it is 0 or 1. If it is 0, then 0 is added to the sum. If it is 1, it will be added to the sum, shifted by its position in A.

This works fine for positive operands ONLY

for negative operands, we need to find an alternate soln.

- One soln: Convert negative operand into a positive number  $\rightarrow$  do multiplication  $\rightarrow$  work out the sign of the result.



Converting all operands to positive values.

Performing 8x8 positive multiplication

restoring correct sign to result.

-In order to implement this, I defined two new flags. (FLAGA, FLAGB).

- These work similar to FLAGs, except it is only written in combination of two instructions

MOV C<sub>2</sub> R<sub>a</sub>, R<sub>b</sub>  
MOV R<sub>a</sub>, R<sub>b</sub>/#IMM  
(to write FLAGA)

62

MOV C3 R<sub>a</sub>, R<sub>b</sub>  
MOV R<sub>a</sub>, R<sub>b</sub> / HIMM  
(To write FLAGB)


→ `MOV C2` initiates writing to `FLAG.A`, whereas `MOV C3` initiates writing to `FLAG.B`.

→ FLAG A Stores the SIGN of the first Operand

→ FLAG B Stores the SIGN of the Second operand.

FLAGA / FLAGB

`FLAGA` and `FLAGB` are stored in the `controlpath` (like `FLAGS NZCV`)




AEN, BEN enable writing to FFA and FFB, if CPEN is HIGH (const. = 1). These are set in the clockcycle following MOVC<sub>2</sub> or MOVC<sub>3</sub> (Enabling writing)


What Value FLAGA / FLAGB are written to is determined by Block : ABGEN

# ABGEN: Block Explanation


→ top level diagram of ABGEN




$R_C$  (FLAGSEL) is delayed by 1 clock cycle such that when FLAGA / FLAGB is set in MOV R<sub>a</sub>, R<sub>b</sub> / #Imm Instruction, INS(4:2) of MOVCn CLK cycle is used.




# EEPI1 IMPLEMENTATION




# DATAPATH IMPLEMENTATION




# ALU IMPLEMENTATION



## NEGATIVE CALC Block



# SIGN CORR Block IMPLEMENTATION



Deciding whether  $(8 \times 8)$  bit multiplication is -ve or +ve.

-ve if : ONLY IF ONE OF THE INPUTS ARE -ve

+ve if : None of the inputs are 0, or both are 0.

Exclusive OR :		
A (-ve)	B(-ve)	Out
0	0	0
0	1	1
1	0	1
1	1	0

+ve

-ve

## Example

(-ve)(-ve)

(+ve)(+ve)

(-ve)(+ve)

(+ve)(-ve)

Sign extension  
error/extend  
problem

```

mult8x8.txt X mult8x8.ram X
mult8x8.txt
1 //MULT1 (-123)x(-76) = 9348
2 MOV C2 R0, R0
3 MOV R0, #-123
4 MOVC3 R1, R1
5 MOV R1, #-76
6 MOVC1 R0, R1
7 //MULT2 (67)x(42) = 2814
8 MOVC2 R2, R2
9 MOV R2, #67
10 MOVC3 R3, R3
11 MOV R3, #42
12 MOVC1 R2, R3
13 //MULT3 (-98)x(107) = -10486
14 MOVC2 R4, R4
15 MOV R4, #-98
16 MOVC3 R5, R5
17 MOV R5, #107
18 MOVC1 R4, R5
19 //MULT4 (53)x(-23) = -1219
20 MOVC2 R6, R6
21 MOV R6, #53
22 MOVC3 R7, R7
23 MOV R7, #-23
24 MOVC1 R6, R7
25 //MULT5 (224)x(8)
26 MOVC2 R0, R0
27 MOV R0, #224
28 MOVC3 R1, R1
29 MOV R1, #8
30 MOVC1 R0, R1

```

# SIMULATING THE CODE IN EEP1

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	0
Datapath.R0(15:0)	0		-123	9348	= (-123)(-98)																9348	0	-32			-256	0	0	
Datapath.R1(15:0)	0		0	-76																			-76	0	8	0	0		
Datapath.R2(15:0)	0			0	67	67	2814	= (67)(42)																			2814	0	
Datapath.R3(15:0)	0				0	42																					42	0	
Datapath.R4(15:0)	0					0	-98	-10486	= (-98)(107)																	-10486	0		
Datapath.R5(15:0)	0						0	107																			107	0	
Datapath.R6(15:0)	0						0	53	53	-1219	= (53)(-23)															-1219	0		
Datapath.R7(15:0)	0							0	-23																		-23	0	
CONTROLPATH.FFA.Q																												0	0
CONTROLPATH.FFB.Q																												0	0
DATAPATH.DECODE.INS(15:0)	8	389	556	948	36	1096	1347	1644	1834	1124	2184	2462	2732	2923	2212	3272	3384	3820	4073	3300	8	480	556	776	36	0	0		

MovC2  
Mov  
write reg in next clk cycle

EXT Instruction does not work because it also uses 1 cycle delay like MovC2/MovC3

Sign extension of #224 to 16 bit results in R0 = -32

Multiplication wrong when Imm > 127  
also Imm cannot be c -128 → (lowest 8bit number)

possible fix:  
2 CLK cycle delay on Ext by using two registers back to back  
(3 line instruction)


Ext #IMM  
MovC2 R<sub>a</sub>, R<sub>b</sub>  
Mov R<sub>a</sub>, R<sub>b</sub> / #IMM

RESOLVING this issue PARTY by Using MovC4 ⇒ Makeshift EXT INS

EXT	CN = 0b100 (4)	SEL	IMMEXT
0	0	00	IMM (15:0)
0	1	01	0(15:8) IMM (7:0)
1	0	10	IMME(15:8) IMM (7:0)
1	1	11	IMME (15:8) IMM (7:0)


↑  
SEL logic says that if MovC4 is called and No EXT, then IMM = 0(15:8) IMM (7:0)  
if EXT is called then IMM = IMME (15:8) IMM (7:0)  
if none are called then IMM (15:8) = IMM (15:8)  
if BOTH are called then IMM = IMME (15:8) IMM (7:0)

## NEW EXTEND LOGIC



Since  $MOUC_4$  does not allow Imm values (since this part of the instruction word is also  $R_C$ ), we cannot put an arbitrary number in place of  $IMM(15:8)$  like with EXT. INSTEAD if we want to put a larger number than +127, we have to call  $MOUC_4$  to prevent sign extension, making the assigned value wrong.

The Only Solution to this would be to implement an EXT1 instruction that takes an 8-bit - IMM INPUT



New EXTEND block with  $INS(4:2)$  input  
[ $CN(2:0)$ ], OPSEL  
AND ALUOPC

## REDOING EXAMPLE WITH NEW LOGIC

```
mult8x8.txt
mult8x8.txt

1 //MULT1 (-123)x(-76) = 9348
2 MOV2C R0, R0
3 MOV R0, #-123
4 MOV3C R1, R1
5 MOV R1, #-76
6 MOV1C R0, R1
7 //MULT2 (67)x(42) = 2814
8 MOV2C R2, R2
9 MOV R2, #67
10 MOV3C R3, R3
11 MOV R3, #42
12 MOV1C R2, R3
13 //MULT3 (-98)x(187) = -10486
14 MOV2C R4, R4
15 MOV R4, #-98
16 MOV3C R5, R5
17 MOV R5, #107
18 MOV1C R4, R5
19 //MULT4 (53)x(-23) = -1219
20 MOV2C R6, R6
21 MOV R6, #53
22 MOV3C R7, R7
23 MOV R7, #-23
24 MOV1C R6, R7
25 //MULT5 (224)x(8)
26 MOV4C R8, R8 // sets IMM(15:8) of MOV R8, #224 INS to 0 -> no negative sign extension
27 MOV2C R8, R8 // sets FLAG0 on #224
28 MOV R8, #224 // R8 := 224 (0b 0000 0000 1110 0000) NOT -32 (0b 1111 1111 1110 0000)
29 MOV3C R1, R1 // sets FLAG0 on #
30 MOV R1, #1 // R1 := 8 (0b 0000 0000 0000 1000)
31 MOV1C R0, R1 // R0 := R0 x R1 (224 x 8 = 1792)
```

Start the same as  
before as no  
true > 127

224 > 127, hence before  
R0 was assigned to  
-32

```
≡ multi8x8ram ×
☰ multi8x8ram
  1 0x00 0x0008
  2 0x01 0x0185
  3 0x02 0x022c
  4 0x03 0x0304
  5 0x04 0x0024
  6 0x05 0x0448
  7 0x06 0x0543
  8 0x07 0x065c
  9 0x08 0x072a
 10 0x09 0x0454
 11 0x0a 0x0888
 12 0x0b 0x089e
 13 0x0c 0x08ac
 14 0x0d 0x08b6
 15 0x0e 0x0884
 16 0x0f 0x0c83
 17 0x10 0x0d35
 18 0x11 0x10ee
 19 0x12 0x0f9e
 20 0x13 0x0c4e
 21 0x14 0x0e010
 22 0x15 0x0e008
 23 0x16 0x0e10e
 24 0x17 0x0e22c
 25 0x18 0x0e308
 26 0x19 0x0e024
 27
```

C(k 2), MOV C4 R0, R0 Sets R0 := 0

FLAGB = 1  
Since -76 is -ve

FLAG B = 0  
since 42 is  
true

Bus Compare following  
EXTEND CN INPUT logic is  
SET TO high