
DSP sharing: late layers are the clearest starting point
Higher area + shorter module latency → investigate sharing
Routed DSPs
HLS module latency (µs, log scale) — not additive
conv6
conv5
conv1
conv4
conv3
conv2
conv0
dense


BRAM reduction: early producer FIFOs dominate
Routed BRAM tiles
HLS module latency (µs, log scale) — not additive
conv0
pad_conv0
conv4
act0
conv2
conv6
conv5
conv3