
FPGA_HLS4ML · 4 MiB
Trial 136; E2E 1.119 ms
Reception
Pixel production
CNN interval
Host observes verdict
0.0
0.5
1.0
1.5
2.0
2.5
3.0
Time from host invocation (ms)
GPU_HOST · 4 MiB
Trial 1434; E2E 2.985 ms
Input-ready wait
GPU calls
Sync/publication
FPGA reception
Host observes verdict
0.0
0.5
1.0
1.5
2.0
2.5
3.0
Time from host invocation (ms)
FPGA_HLS4ML · 128 MiB − 64 B
Trial 214; E2E 10.532 ms
Reception
Pixel production
CNN interval
Host observes verdict
0
2
4
6
8
10
12
14
Time from host invocation (ms)
GPU_HOST · 128 MiB − 64 B
Trial 2685; E2E 13.918 ms
Input-ready wait
GPU calls
Sync/publication
FPGA reception
Host observes verdict
0
2
4
6
8
10
12
14
Time from host invocation (ms)